期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一种新的基-4SOVA译码算法

A Novel Radix-4SOVA Algorithm
下载PDF
导出
摘要 SOVA(Soft Output Viterbi Algorithm)类算法因其译码时延远低于MAP类算法已成为Turbo码的实用译码算法,为了进一步减小译码延迟,提高译码速度,该文在简单分析基-4Max-Log-MAP算法的基础上,提出了一种新的基-4SOVA算法,并进行了完整的数学推导。该算法的关键是提出了一种新的可信度更新方法,可实现编码网格图中两步状态转移合并后的可信度的更新。仿真结果表明,新算法的误码率性能非常接近基-4Max-Log-MAP算法,当自适应引入外信息系数后,逼近基-4MAP。而且新算法具有译码延迟小、存储资源占用少等优点,达到了与计算复杂度的良好折中。 Soft Output Viterbi Algorithm（SOVA） is more practical than MAP in the algorithms for decoding Turbo codes,because of its shorter decoding delay.In order to decrease further the decoding delay and increase the decoding speed,based on the simple analysis of the radix-4Max-Log-MAP algorithm,a novel radix-4SOVA algorithm is proposed and a comprehensive mathematical explanation is given.The key of the algorithm is to propose a novel reliability update method which achieves the reliability update after combining two-step state transitions in trellis diagram.Simulation results show that the BER performance of the novel algorithm is very close to that of radix-4Max-Log-MAP,and approaches radix-4MAP when the extrinsic information coefficient is adaptively added.Moreover,it reduces greatly the decoding delay and memory unit and achieves a good trade-off with the computational complexity.
作者 任德锋 葛建华 王勇 宋英杰
机构地区 西安电子科技大学综合业务网理论及关键技术国家重点实验室
出处 《电子与信息学报》 EI CSCD 北大核心 2011年第8期1963-1968,共6页 Journal of Electronics & Information Technology
基金 长江学者和创新团队发展计划(IRT0852) 高等学校学科创新引智计划(B08038)资助课题
关键词 迭代译码 TURBO码 卷积TURBO码 基-4软输出维特比算法 最大后验概率算法 Iterative decoding Turbo codes Convolutional Turbo Codes（CTC） Radix-4 Soft Output Viterbi Algorithm（Radix-4SOVA） MAP algorithm
分类号 TN911.22 [电子电信—通信与信息系统]
  • 相关文献

参考文献11

  • 1Berrou C, Glavieux A, and limit error-correcting coding Proceedings of IEEE Thitimajshima P. Near Shannon and decoding: Turbo-codes.1 [C]. International Conference Communications 1993, Geneva, Switzerland, May 23 26 1993, 2: 1064-1070.
  • 2Berrou C, Adde P, Angui E, et al.. A low complexity soft-output viterbi decoder architecture[C]. Proceedings of IEEE International Conference on Communications 1993, Geneva, Switzerland, May 23-26, 1993, 2: 737-740.
  • 3Lang Lin and Cheng R S. Improvements in SOVA-based decoding for turbo codes[C]. Proceedings of IEEE International Conference on Communications 1997, Montreal Canada. June 8 12, 1997, 3:1473 1478.
  • 4Jun Tan and Stuber G L. Soft Output Viterbi Algorithm (SOVA) for non-binary Turbo codes[C]. Proceedings of IEEE International Symposium on Information Theory 2000, Sorrcnto, Italy, June 25-30, 2000: 483.
  • 5Liu ,J J and Tu G F. Iterative decoding of non-binary Turbo codes using symbol based SOVA algorithmiC]. Proceedings of IEEE International Conference on Communications, Circuitsand Systems 2006, Guilin, China, ,June 25-28, 2006, 2: 689-693.
  • 6Ang Lay-hong, Lim Wee-guan, and Kamuf M. Modification of SOVA-based algorithms for efficient hardware implementation[C]. Proceedings of IEEE 71st Vehicular Technology Conference, Taipei, May 16 19, 2010:1-5.
  • 7Haratsch E F and Fitzpatrick K K. A Radix-4 soft-output vitcrbi architecture[C]. IEEE International Symposimn onVLSI Design, Automation and Test, Hsinchu, Apr. 23-25, 2008: 224-227.
  • 8Chuang Hsiang-tsung, Tseng Kai-hsin, and Fang Wai-chi. A high-throughput Radix-4 Log-MAP decoder with lowcomplexity LLR architecture[C]. IEEE International Symposium on VLSI Design, Automation and Test, Hsinchu, Apr. 28 30, 2009: 231-234.
  • 9Lin C H, Chen C Y, Wu A Y, et al. Low-power memory-reduced tracebaek MAP decoding for double binaryconvolutional Turbo decoder[J]. IEEE TrausactioTls on Circuits and Systems I: Regular Papers, 2009, 56(5): 1005-1016.
  • 10张成,苏文艳,刘亮,叶凡,任俊彦.具有高速递归结构的基-4MAP译码器[J].计算机工程与应用,2009,45(3):77-80. 被引量：1

二级参考文献7

  • 1Berrou C,Clavieux A,Thitimajshima P.Near shannon limit errorcorrecting coding and decoding:turbo eodes[C]//Proc IEEE International Conference on Communieations(ICC), 1993:1064-1070.
  • 2Viterbi A J.An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes[J].IEEE J Selected Area in Commun,1998,16:260-264.
  • 3Lee S,Shanbhag N,Singer A.Area efficient high-throughput MAP decoder architectures[J].IEEE Trans VLSI Syst,2005,13:921-933.
  • 4EI-Assal M,Bayoumi M.A high speed architecture for MAP decoder[C]//IEEE Workshop on Signal Processing Systems,2002: 69-74.
  • 5Bickerstaff M,Davis L,Thomas C,et al.A 24 Mb/s radix-4 LogMAP Turbo decoder for 3GPP-HSDPA mobile wireless[C]//IEEE ISSCC Dig Tech Papers,2003:150-151.
  • 6Wang Z.High-speed recursion architecture for MAP-based Turbo decoders[J].IEEE Trans VLSI Syst,2007,4:470-47.
  • 7Zhang Cheng,Wang Xue-jing,Ye Fan,et al.A 400 Mb/s Radix-4 MAP Decoder with Fast Recursion Architecture[C]//Proc IEEE International Conference on Advanced Communication Technology(ICACT), Phoenix Park, Korea, 2008 : 1339-1342.
电子与信息学报
2011年 第8期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部