期刊文献+

偶数级差分环形振荡器的稳定平衡态分析 被引量:3

Stable Equilibrium State Analysis of the Differential Ring Oscillator with Even Number of Stages
下载PDF
导出
摘要 与具有奇数增益级的差分环形振荡器不同,偶数级振荡器除了具有能够起振的非稳定平衡态,还有可能在起振前处于一种稳定平衡状态从而使电路锁定不能起振。该文主要分析了这种稳定平衡状态存在的原理,同时为了避免振荡器设计中的这种风险,提出了一种振荡器起振电路,使得电路在起振前处于接近非稳定平衡态的状态,从而能够快速起振。在0.13μm 1P8M标准CMOS工艺下流片实现的4级差分环形压控振荡器(VCO)及其改进版本很好地验证了该文提出的理论和解决方法。经测试发现,第1款不带起振电路的4级VCO芯片锁定于稳定平衡态,不能起振;两种改进版本3级VCO和带起振电路的4级VCO都能够正常输出振荡信号。 The start-up conditions for differential oscillator with an even number of stages are analyzed in this paper.Compared with those that have an odd number of stages,such oscillators may have two stable equilibrium states besides an astable equilibrium state in which the circuits can start to oscillate.To avoid the risk of possible latching up into the stable states,an additional start-up circuit technique is proposed.The proposed circuit should also reduce the start-up time.The theory is further confirmed with the design and fabrication of three kinds of differential ring Voltage-Controlled Oscillator(VCO),a 3-stage one,4-stage ones with and without the start-up circuit based on a 0.13 μm standard CMOS process.The measurement results show that the 3-stage one and the 4-stage one with the start-up circuit have the correct output oscillation signals,but the 4-stage without the start-up circuit has nothing to output.
出处 《电子与信息学报》 EI CSCD 北大核心 2011年第8期1969-1974,共6页 Journal of Electronics & Information Technology
基金 国家863计划项目(2008AA010701)资助课题
关键词 环形振荡器 压控振荡器 起振 偶数级 Ring oscillator Voltage-Controlled Oscillator(VCO) Start-up Even-stage
  • 相关文献

参考文献12

  • 1Hajimiri A, Limotyrakis S, and Lee T H. Jitter and phase noise in ring oscillators[J]. IEEE Journal of Solid-State Circuits, 1999, 34(6): 790-804.
  • 2Tsuyoshi Ebuchi, Yoshihide Komatsu, Tatsuo Okamoto, et al. A 125-1250 MHz process-independent adaptive bandwidth spread spectrum clock generator with digital controlled self-calibration[J]. IEEE Journal of Solid-State Circuits, 2009, 44(3): 763-774.
  • 3Shu Zhinian, Lee Ka Lok, and Leung B H. A 2.4-GHz ringoscillator-based CMOS frequency synthesizer with a fractional divider dual-PLL Architecture[J]. IEEE Journal of Solid-State Circuits, 2004, 39(3): 452-462.
  • 4Ali H and Hegazi E. A low-jitter video clock recovery circuit[C]. 2010 IEEE International Symposium on Circuits and Systems, France, May 2010: 2326-2329.
  • 5Razavi B. Design of Analog CMOS Integrated Circuits[M].New York: McGraw-Hill Higher Education, 2001:484 495.
  • 6Nguyen N M and Meyer R G. Start-up and frequency stability in high-frequency oscillators[J]. IEEE Journal of Solid-State Circuits, 1992, 27(5): 810-820.
  • 7Nizhnik O, Pokharel R K, Kanaya H, et al.. Low noise wide tuning range quadrature ring oscillator for multistandard transceiver[J]. IEEE Microwave and Wireless Components Letters, 2009, 19(7): 470-472.
  • 8Deag Hong-hui, Yin Yong-sheng, and Du Gao-ming. Phase noise analysis and design of CMOS differential ring VCO[C]. Tile Ninth International Conference on Electronics Measurement & Instruments, Beijing, China, Aug. 16-19, 2009:4-731 4-736.
  • 9Daniel Pacheco Bautista and Mdnico Linares Aranda. A low power and high speed CMOS voltage-controlled ring oscillator[C]. 2004 IEEE International Symposium on Circuits and Systems, Canada, May 2004, Vol. 4: 752-755.
  • 10Andrea Gerosa, Silivia solda, Andea Bevilacqua, et at.. A digitally programmable ring oscillator in the UWB range[C].2010 IEEE International Symposium on Circuits and Systems, France, May 2010:1101-1104.

同被引文献15

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部