期刊文献+

一种应用于锁相环频率合成器的自动选带电路 被引量:2

An Automatic Band-Selection Module for PLL Frequency Synthesizer
下载PDF
导出
摘要 设计了一种适用于多带VCO锁相环频率合成器的自动选带结构。使用迟滞比较器对VCO控制电压进行电平信息采集,并将信息输入到控制电路。控制电路根据接收到的电平信息完成状态跳变,并输出相应的选带开关控制电平,完成自动选带。基于Chartered公司0.18μm RF CMOS工艺完成电路设计,并应用于锁相环小数频率合成器。仿真结果表明,自动选带电路可正常工作,频率合成器能够在30μs内实现快速锁定。 An automatic band-selection module was proposed for PLL frequency synthesizers with multi-band VCO.In this module,hysteresis comparator was used to sample the control voltage applied to VCO and transmit it to control circuit,which changed its state according to received information,and output control voltage to corresponding band-selection switches.The module was designed based on Chartered 0.18 μm RF CMOS process.Simulation results showed that the automatic band-selection module functioned properly,and the PLL frequency synthesizer was capable of fast locking in 30 μs.
出处 《微电子学》 CAS CSCD 北大核心 2011年第4期498-501,505,共5页 Microelectronics
关键词 自动选带 多带VCO 迟滞比较器 频率合成器 Automatic band selection Multi-band VCO Hysteresis comparator Frequency synthesizer
  • 相关文献

参考文献10

  • 1TAK Y S. A 2-V 900 MHz monolithic CMOS dual- loop frequency synthesizer for GSM receivers [D]. Hong Kong.. Hong Kong University of Science and Technology, 1999.
  • 2ROHDE U L. RF and microwave digital frequency synthesizers[M]. New York: Wiley, 1997.
  • 3AKTAS A, ISMAIL IVll CMOS PLL calibration techniques [J]. IEEE Circ Dev Mag, 2004, 20(5): 6-11.
  • 4WILSON W B, MOON U, LAKSHMIKUMAR K R, et al. A CMOS selbcalibrating frequency synthesizer [J]. IEEE J Sol Sta Cire, 2000, 35(10) : 1437-1444.
  • 5HUANGSZ, LINW, GAO FL. Awide band and low PN PLL design for digital tuner [C]//IEEE Asia Pacific Conf. Macao, China. 2008: 1140-1143.
  • 6AHN T-W, MOON J-C, MOON Y. A fractional-N frequency synthesizer with a wide-band small gain- fluctuation VCO for mobile DTV applications [C] // 7th Int Conf ASIC. Guilin, China. 2007.. 303-306.
  • 7HUANG Z-D, KUO F-W, WANG W-C, et al. A 1. 5-V 3-10 GHz 0. 18-μm CMOS frequency synthesizer for MB-OFDM UWB applications [C] // 2008 IEEE MTT-S Int. Atlanta, GA, USA. 2008: 229-232.
  • 8BOHN F, WANG H, NATARAJAN A S, et al. A fully integrated frequency and phase generation for a 6 -t8 GHz tunable multi-band phased-array receiver in CMOS [C] //Radio Freq Integ Circ Symp. Atlanta, GA, USA. 2008: 439-442.
  • 9CHANG J-H, KIM C-K. A symmetrical 5-GHz fully integrated cascode coupling CMOS LC quadrature VCO [J]. IEEE Microwave Wireless Component Lett, 2005, 15: 670-672.
  • 10ALLENPE,HOI.BERGDR.CMOS模拟集成电路设计[M].冯军,等译.第二版.北京:电子工业出版社,2007:439-475.

共引文献1

同被引文献8

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部