期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

流水线A/D转换器最新研究进展 被引量：2

Latest Development in Pipelined A/D Converters
下载PDF
导出
摘要 基于运算跨导放大器(OTA)和开关电容的流水线A/D转换器(ADC)需要使用高增益大带宽OTA来保证其速度和精度。在纳米级CMOS工艺条件下,高性能OTA的设计和实现更加困难,功耗更大,成为基于OTA的流水线A/D转换器提高速度和精度的瓶颈。介绍了流水线ADC的基本原理,阐述了基于OTA和开关电容的流水线ADC的实现技术、性能瓶颈及其在纳米级CMOS工艺条件下实现的主要限制,综述了国际上针对基于OTA和开关电容的流水线ADC的各种限制所提出的几种最新设计技术及其研究进展。 Pipelined A/D converter using op-amp based switched-capacitor circuits requires high-gain and wide-bandwidth OTA to ensure its speed and resolution.However,it is more difficult to design and implement high performance OTA in nanometer CMOS technology,which,together with its high power consumption,has become the bottleneck to improve speed and resolution of pipelined ADC using op-amp based switched-capacitor circuits.Theory of operation of the pipelined ADC was described.Techniques for pipelined ADC using op-amp based switched-capacitor circuits,its performance bottleneck and difficulties in circuit implementation with nanometer CMOS process were discussed.Also,the latest research and development of pipelined ADC with novel op-amp based switched-capacitor circuits was reviewed.
作者 陈珍海 黄嵩人 季惠才 于宗光 郭良权
机构地区 西安电子科技大学微电子学院 中国电子科技集团公司第五十八研究所
出处 《微电子学》 CAS CSCD 北大核心 2011年第4期587-593,共7页 Microelectronics
关键词 A/D转换器 运算跨导放大器 开关电容 比较器 电荷域 A/D converter OTA Switched capacitor Comparator Charge domain
分类号 TN792 [电子电信—电路与系统]
  • 相关文献

参考文献18

  • 1LEWIS S H, GRAY P tL A pipelined 5-Msample/s 9- bit analog-to-digital converter.[J]. IEEE J Sol Sta Circ, 1987, 22(12): 954-961.
  • 2CLINE D, GRAY P R. A power optimized 13-bit 5 Msample/s pipelined analog-todigital converter in 1.2 txm CMOS [J]. IEEE J Sol Sta Circ, 1996, 31(3): 294-303.
  • 3ALIA M A, DILLON C, SNEED R, et al. A 14-bit 125 MS/s IF/RF smpling pipelined ADC with 100 dB SFDR and 50 fs jitter [J]. IEEE J Sol Sta Circ, 2006, 41(8) : 1846-1855.
  • 4ALl A M A, MORGAN A, DILLON C, et al. A 16- bit 250 MS/s IF-sampling pipelined A/D converter with background calibration [C] // IEEE Int Sol Sta Circ Conf. San Francisco, CA, USA. 2010: 292-294.
  • 5DEVARAJAN S, SINGER L, KELLY D, et al. A 16-bit 125 MS/s 385 mW 78. 7 dB SNR CMOS pipeline ADC[ C] // IEEE Int Sol Sta Circ Conf. San Francisco, CA, USA. 2009: 86-88.
  • 6Texas Instruments. 14-bit 250 MSPS ADCs with DDR LVDS and parallel CMOS outputs [Z]. ADS6149, 2008.
  • 7Texas Instruments. 14-bit 400 MSPS analog-to-digital converter [Z]. ADS5474, 2008.
  • 8ANNEMA A J, NAUTA B, LANGEVELDE R, et al. Analog circuits in ultra-deep-submicron CMOS [J]. IEEE J Sol Sta Circ, 2005, 40(1) : 132-144.
  • 9MATSUZAWA A. Trends in high speed ADC design [C]//7^th Int Conf ASIC. Guilin, China. 2007: 245-248.
  • 10t~NER P, KUTTNER F, KROPF C, et al. A 14b 100 MS/s digitally self-calibrated pipelined AI)C in 0.13 μm CMOS [C] // IEEE Int Sol Sta Circ Conf. San Francisco, CA, USA. 2006: 832-841.

同被引文献10

引证文献2

微电子学
2011年 第4期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部