期刊文献+

使用局部建模的微处理器测试程序自动生成方法 被引量:3

Test Program Generation for Microprocessor Verification Using Local Modeling Strategy
下载PDF
导出
摘要 模拟仿真方法是当前微处理器功能验证的主要方法,然而在验证工作后期需要耗费大量的时间来检验余下复杂的功能点,验证收敛速度缓慢.针对该问题,本文在覆盖率增长缓慢时,引入结合模型检验引擎的测试程序生成方法.该方法首先采用局部建模策略为处理器构建抽象设计模型,然后使用模型检验引擎读入该模型并产生测试生成指导规则,最后,随机测试生成器依据指导规则产生大量测试程序作为模拟器输入,完成功能验证工作.以北大众志UniCore32定点处理器核的功能验证为例评估本文方法,结果表明,使用该方法可以快速完成对未覆盖功能点的验证,加速验证收敛. Simulation is the major technique used for processor verification.In the late of the verification process,simulation requires a lot of expert time and computer resources to verify residual complicated functional points,which slows down the verification progress.This paper introduces a test generation method based on model checking engine to address this problem.First,an abstract microprocessor model focuses on these uncovered functional points is constructed using local modeling strategy.Second,model checker reads this abstract model and automatically produces test generator directives.Finally,these directives guide random test generator to generate test programs that cover the specified functional points.Experiments on verifying PKUnity UniCore32 microprocessor demonstrated that this method spent little time to cover these uncovered coverage tasks and increased the verification efficiency.
出处 《电子学报》 EI CAS CSCD 北大核心 2011年第7期1639-1644,共6页 Acta Electronica Sinica
基金 国家"863"高技术研究发展计划重点项目(No.2006AA010202)
关键词 功能验证 模型检验 局部建模 测试程序生成 functional verification model checking local modeling test program generation
  • 相关文献

参考文献14

  • 1沈海华,卫文丽,陈云霁.覆盖率驱动的随机测试生成技术综述[J].计算机辅助设计与图形学学报,2009,21(4):419-431. 被引量:21
  • 2冯毅,易江芳,刘丹,佟冬,程旭.面向SoC系统芯片中跨时钟域设计的模型检验方法[J].电子学报,2008,36(5):886-892. 被引量:5
  • 3朱丹,李暾,郭阳,李思昆.微处理器体系结构级测试程序自动生成技术[J].软件学报,2005,16(12):2172-2180. 被引量:7
  • 4林惠民,张文辉.模型检测:理论、方法与应用[J].电子学报,2002,30(12A):1907-1912. 被引量:163
  • 5Jian Shen,Jacob A. Abraham.An RTL Abstraction Technique for Processor Microarchitecture Validation and Test Generation[J]. Journal of Electronic Testing . 2000 (1-2)
  • 6Adir A,Almog E,Fournier L,et al.Genesys-pro:innovations intest program generation for functional processor verification. IEEE Design&Test . 2004
  • 7S Fine,A Ziv.Coverage directed test generation for functionalverification using Bayesian networks. Proceedings of the40th Conference on Design Automation . 2003
  • 8KL McMillan.Getting started with SMV. http://www.kenmcmil.com/ . 2007
  • 9S Ur,Y Yadin.Micro architecture coverage directed genera-tion of test programs. Proceedings of the36th conferenceon Design automation . 1999
  • 10LAM W K,,MICROSYSTEMS S.Hardware Design Verification:Si mulation and Formal Method-Based Approaches. . 2005

二级参考文献69

共引文献188

同被引文献12

引证文献3

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部