期刊文献+

机载图像处理引擎实时仿真平台 被引量:2

Real-time Simulation Platform for Airborne Image Processing Engine
下载PDF
导出
摘要 针对航空电子系统中图像处理模块数字化设计的趋势,建立了一个完整的机载图像处理实时仿真平台。该平台以电子系统级设计(ESL)方法为基础,利用Handel-C语言将视频处理系统中关键算法模块抽象为知识产权核(intellectual property core),同时进行系统级仿真与验证,并通过FPGA实现。解决了单纯用软件实现算法实时性差、难以协同设计验证的问题。座舱综合显示和视景增强子系统被用来作为案例在该平台上实现,验证了平台仿真的实时性。 Coped with the trend of digital design of the image processing module in avionics system,a complete real-time simulation platform for airborne image processing was established.Based on ESL design methodology,the platform abstracted key algorithm module in video processing system as IP core using Handel-C language,made simulation and validation at system level,and realized via FPGA.The difficulty of poor real-time capability,co-design and verification was addressed,which could not be handled only by software algorithm implementation.As case study,integrated cockpit display and enhanced vision subsystems were implemented on the platform to verify real-time feature.
出处 《系统仿真学报》 CAS CSCD 北大核心 2011年第9期1832-1836,1848,共6页 Journal of System Simulation
基金 中国航空科学基金(2009ZC15001)
关键词 实时仿真环境 电子系统级 现场可编程门阵列 知识产权核 real-time simulation environment ESL FPGA intellectual property core
  • 相关文献

参考文献8

  • 1Roscoe C Ferguson, Robert Tare. Use of Field Programmable Gate Array Technology in Future Space Avionics [C]//AIAA/IEEE Digital Avionics Systems Conference-Proceedings. USA: IEEE, 2005, 2:12.A.3-1-11.
  • 2Meng Z Z, Li C G Research on Graphics Information Overlay Processing Technology of Airborne EADI Displaying System [C]// International Conference on Computer and Electrical Engineering, 2008. USA: Inst. of Elec. and Elec. Eng. Computer Society, 2008: 160-164.
  • 3Gerstlauer A. Haubelt C, Pimentel A D. Electronic System-Level Synthesis Methodologies [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (S0278-0070), 2009, 28(10) 1517-1530.
  • 4袁梅,白刚,陈炅.虚拟多功能显示系统设计[J].系统仿真学报,2006,18(6):1578-1581. 被引量:12
  • 5C.R.斯比策.数字航空电子技术[M].谢文涛,等译.航空工业出版社,2010.
  • 6Handel-C Language Reference Manual [S]. Celoxica, 2003.
  • 7Sullivan C, Wilson A, ChappeU S. Deterministic Hardware Synthesis for Compiling High-Level Descriptions to Heterogeneous Reconfigurable Architectures [C]// Proceedings of the 38th Annual Hawaii International Conference on System Sciences, 2005. USA: Institute of Electrical and Electronics Engineers Computer Society, 2005: 298b-298b.
  • 8Self R P, Fleury M, Downton A C. Design Methodology for Construction of Asynchronous Pipelines with Handel-C [J]. lEE Proceedings Software (S1462-5970), 2003, 150(1): 39-47.

二级参考文献6

共引文献11

同被引文献10

引证文献2

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部