期刊文献+

片上网络延时差异对存储系统公平性的影响及对策 被引量:1

The Effect of NoC Latency Difference on the Fairness of Memory Systems and a Strategy
下载PDF
导出
摘要 研究了在基于片上网络(Network on Chip,NoC)结构的单芯片多处理器(Chip Multiple Processors,CMPs)中,访存请求的NoC延时差异对存储系统的公平性带来的影响.针对该问题进行了理论分析、抽象,并构建试验模型,从网络规模、报文比例等4个方面对造成访存请求的NoC延时差异的原因进行了讨论.最后提出了一种基于片上网络延时的存储器访问调度方法(Scheduling Based on NoC Latency,SBNL),与传统的方法相比,能够将NoC延时差异对访存请求公平性的影响降低20%左右,并带来15.7%的执行效率提升. In the CMPs (Chip Multiple Processors) based on NoC (Network on Chip), the NoC latency difference of memory requests would have great effect on the fairness of memory systems. The theoretical and experimental models were constructed and the causations of NoC latency difference were discussed from the scale of network, proportion of pockets and other two aspects. The SBNL (Scheduling Based on NoC Latency) method was proposed, which could reduce the NoC latency difference's side effect on the memory fairness by about 20% and bring 15.7% increment of the execution efficiency, compared with the traditional methods.
出处 《计算机学报》 EI CSCD 北大核心 2011年第8期1500-1508,共9页 Chinese Journal of Computers
基金 国家"八六三"高技术研究发展计划重大项目(2007AA01Z108) "核高基"重大专项(2009ZX01034-001-001-006) 国家"八六三"高技术研究发展计划(2009AA011704) 国家自然科学基金(61070036)资助
关键词 片上网络 延时差异 存储 公平性 调度 NoC latency difference memory fairness scheduling
  • 相关文献

参考文献21

  • 1Rusu S, Tam S et al. A 45nm 8 core enterprise Xeon processor. IEEE Journal of Solid Circuits, 2010, 45(1) :7 -14.
  • 2Hofstee P H. All about the cell processor//Proceedings of the IEEE Symposium on Low-Power and High-Speed Chips (COOL Chips VIII). 2005.
  • 3Shah M, Barreh Jet al. UltraSPARCT2: A highly-threaded, power-efficient, SPARC SoC//Proceedings of the IEEE Asian Solid-State Circuit Conference. Jeju, 2007:22-25.
  • 4Agarwal A. On-chip interconnection architecture of the tile processor. IEEE Micro, 2007, 27(5): 15-31.
  • 5TILERA. Tile-GXTM Processor Family Product Brief. http: //www. tilera, corn/products/processor, php.
  • 6An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS// Proceedings of the IEEE International Solid-State Circuit Conference. San Francisco, 2007, 98-589.
  • 7Benini L, Micheli G D. Networks on chips: A new SoC paradigm. IEEE Transactions on Computers, 2002, 35 (1): 70-78.
  • 8Wulf W A, McKee S A. Hitting the memory wall: Implications of obvious. Computer Architecture News, 1995, 23 (1) : 20-24.
  • 9Burger D, Goodman J R et al. Memory bandwidth limitations of future microprocessors//Proceedings of the International Symposium on Computer Architecture. New York, NY, USA, 1996:77-78.
  • 10Nesbit K J, Aggarwal N, Laudon J, Smith J E. Fair queuing memory systems//Proeeedings of the 39th Annual IEEE/ ACM International Symposium on Microarehitecture. Washington, DC, USA, 2006 : 208-222.

同被引文献15

  • 1Horowitz M,Dally W.How scaling will change processor architecture[C]∥International Solid-State Circuits Conference(ISSCC'04),San Francisco,US,Digest of Technical Papers,2004:132-133.
  • 2Borkar S.Thousand core chips:a technology perspective[C]∥Proceedings of the 44th Design Automation Conference(DAC'07),San Diego,US,2007:746-749.
  • 3Owens J D,Dally W J.Research challenges for onchip interconnection networks[J].IEEE Micro,2007,27(5):96-108.
  • 4Marinissen E,Prince B,Keltel-Schulz D,et al.Challenges in embedded memory design and test[C]∥Proceedings of Design,Automation and Test in Europe Conference(DATE'05),Munich,Germany,2005:722-727.
  • 5Genius D.Measuring memory access latency for software objects in a NUMA system-on-chip architecture[C]∥Proceedings of the 8th International Workshop on Reconfigurable and CommunicationCentric Systems-on-Chip(ReCo-SoC),Darmstadt,Germany,2013:1-8.
  • 6Majo Z,Gross T R.Memory system performance in a NUMA multicore multi-processor[C]∥Proceedings of the 4th Annual International Conference on Systems and Storage,Haifa,Israel,2011:1-10.
  • 7Mutlu O,Moscibroda T.Stall-time fair memory access scheduling for chip multiprocessor[C]∥Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture(MICRO),Chicago,US,2007:146-160.
  • 8Daneshtalab M,Ebrahimi M,Plosila J,et al.CARS:congestion-aware request scheduler for network interfaces in NoC-based manycore systems[C]∥Proceedings of Design,Automation and Test in Europe Conference(DATE'13),Grenoble,France,2013:1048-1051.
  • 9Kim D,Yoo S,Lee S.A network congestion-aware memory controller[C]∥Proceedings of the 4th ACM/IEEE International Symposium on Networkson-Chip,Grenoble,France,2010:257-264.
  • 10Zhang G,Wang H,Chen X,et al.Fair memory access scheduling for quality of service guarantees via service curves[C]∥Proceedings of the 10th IEEE International Symposium on Parallel and Distributed Processing with Applications,Madrid,Spain,2012:174-181.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部