期刊文献+

埋氧厚度对硅膜阈值电压及硼杂质分布的影响

The influence of buried-oxide thickness on threshold voltage and Boron distribution
下载PDF
导出
摘要 通过模拟局部氧化隔离SOINMOSFET器件硅膜和埋氧界面处的应力分布随埋氧厚度的变化情况,分析其对硼杂质再分布的影响机制,得出SOI NMOSFET器件阈值电压对埋氧厚度的依赖关系.模拟结果表明,在原工艺流程完成后再进行一次退火处理,可以减弱应力对器件阈值电压的影响. The interface stress distribution between silicon and buried-oxide of a LOCOS isolated SOI MOSFET is simulated and its influence to the redistribution of Boron is analyzed.The relationship between threshold voltage and thickness of buried-oxide is obtained.The simulation result shows that the effect of interface stress to threshoel voltage can be reduced by adding an annealing process.
作者 段健
出处 《西安工程大学学报》 CAS 2011年第3期375-378,共4页 Journal of Xi’an Polytechnic University
关键词 绝缘体上硅 局部氧化隔离 界面应力 silicon-on-insulator LOCOS isolation interface stress
  • 相关文献

参考文献7

  • 1HUANG C L, SOLEIMANI H R, GRULA G J, et al. LOCOS-induced stress effects on thin-film SOI devices [ J ]. IEEE Trans Electron Devices, 1997,44 (4) : 646.
  • 2LEE J W, OH M R, KOH Y H. Effects of buried oxide on electrical performance of thin-film silicon-on-insulator metal-oxide- semiconductor field-effect transistor[ J ]. Journal of Applied Physics, 1999,85 ( 7 ) :3 912.
  • 3LEE J W,KIM H K,OH M R,et al.Threshold voltage dependence of LOCOS-isolated thin-film SOI NMOSFET on buried ox- ide thickness[ J ]. IEEE Electron Device Letters, 1999,20 (9) :478.
  • 4赵洪辰,海潮和,韩郑生,钱鹤.隔离技术对SOI PMOSFET中空穴迁移率的影响[J].Journal of Semiconductors,2004,25(10):1345-1348. 被引量:1
  • 5GOSSMANN H J, HAYNES T E, STOLK P A, et al. The interstitial fraction of diffusivity of common dopants on Si [ J ]. Ap- plied physics letters, 1997,71 ( 26 ) : 3 862.
  • 6PARK H,JONES K S,SLINKMAN J A,et al. Effects of hydrostatic pressure on dopant diffusion in silicon[J]. Journal of Ap- plied Physics,1995,78(6) :3 664.
  • 7MENDICINO M, YANG I, CAVE N, et al. A comparison of oxidation induced stress and defectivity in SIMOX and bonded SOI wafers [ C ]. IEEE International SOl Conference, USA : Fish Camp, 1997 : 132-133.

二级参考文献6

  • 1[1]Sturm J C,Tokunaga K,Colinge J P.Increased drin saturation current in ultra-thin silicon-on insulator (SOI) MOS transistors.IEEE Electron Device Lett,1988,EDL-9:460
  • 2[3]Colinge J P.Silicon-on-insulator technology:Material to VLSI.2nd ed.Bodton:Kluwer Academic,1997
  • 3[4]Lee J W,Kim H K,Yang J W,et al.Comparision of hole mobility in LOCOS-isolated thin film SOI p-channel MOSFET's fabricated on various SOI substrates.IEEE Electron Device Lett,1999,20(4):176
  • 4[5]Sodini C G,Ekstedt T W,Moll J L.Charge accumulation and mobility in thin dielectric MOS transistors.Solid-State Electron,1982,25:833
  • 5[6]TMA TSUPREM-4 user's manual.version 6.5
  • 6刘新宇,刘运龙,孙海锋,吴德馨,和致经,刘忠立.CMOS/SOI 4Kb SRAM总剂量辐照实验[J].Journal of Semiconductors,2002,23(2):213-216. 被引量:7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部