期刊文献+

基于标识支持区分QoS的PPS调度机制

A Differentiated QoS Supporting PPS Scheme Based on Identifier
原文传递
导出
摘要 在对现有并行分组交换(PPS)分析的基础上,将标识的概念引入交换结构,提出了一种基于标识支持区分服务质量(QoS)的PPS调度机制.该机制以业务类为单位管理网络数据流,采用按序排队的思想解决保序问题,在汇聚模块设置少量缓存,采用双指针轮询算法实现区分QoS保障,保证了交换对高层不同业务类的有效支持.仿真实验结果表明,该机制在满负载情况下可获得高达99%以上的吞吐率,在过载情况下根据预定带宽分配输出链路带宽,确保分组具有时延的上界,能够比较均衡地将负载分配到各中间交换平面. With in-depth study and analysis about the existing parallel packet switching (PPS) scheduling mechanism, a PPS scheduling for differentiated quality of service (QoS) based on identifier is proposed which is introduced to switch fabric. The network data flow in denomination of traffic classes is managed by the mechanism. The packets sequence for each traffic stream by queuing in order is ensured by the scheme. At the same time, if set a small amount of buffer in the multiplexer, double pointer round robin scheduling algorithm could be adopted to provide differentiated QoS guarantee for different traffics, which ensured the switch provide effective support for different high-level traffic classes. Simulation indicates that the throughput of the mechanism reaches up to 99% at full load, and can be accordance to the reservation bandwidth to allocate the bandwidth of output links, and ensure that packets have an upper delay bound, and also can balance the load to the exchange planes.
出处 《北京邮电大学学报》 EI CAS CSCD 北大核心 2011年第4期23-27,33,共6页 Journal of Beijing University of Posts and Telecommunications
基金 国家重点基础研究发展计划项目(2007CB307102) 国家高技术研究发展计划项目(2009AA01A346) 河南省科技攻关项目(092102210059)
关键词 标识 基于联合输入交叉节点排队的并行交换 区分服务质量 信元按序发送 调度算法 identifier parallel switch based on combined input and cross-point queue differentiated quality of service send cells in order delivery scheduling algorithm
  • 相关文献

参考文献6

  • 1Aslam A, Christensen K. Parallel packet switching using multiplexors with virtual input queues [ J ]. Computer Communications, 2004, 27 : 1248-1263.
  • 2Shi L, Li W, Liu B, et al. Flow mapping in the load balancing parallel packet switches[ C]//IEEE HPSR' 2005. Hongkong: IEEE Press, 2005: 254-258.
  • 3Mneimneh S, Sharma V, Kai-Yeung S. Switching using parallel input-output queued switches with no speedup [J]. IEEE/ACM Trans on Networking, 2002, 10(5): 653-665.
  • 4戴艺,苏金树,孙志刚.一种维序的基于组合输入输出排队的并行交换结构[J].软件学报,2008,19(12):3207-3217. 被引量:7
  • 5Shi L, Liu B, Li W J, et al. DS-PPS: a practical framework to guarantee differentiated QoS in terabit routers with parallel packet switch [ C ]// INFOCOM ' 2006. Barcelona: IEEE Press, 2006: 1-12.
  • 6Li Xiuqin, Li Xiuli, Lan Julong. A in-order queuing parallel packet switch solution based on CICQ [ C ] // CCCM2010. Yangzhou: IEEE Press, 2010: 98-101.

二级参考文献20

  • 1McKeown N. Memory for High Performance Internet Routers, Presentation to Micron. 2003. http://tiny-tera.stanford.edu/-nickm/ talks/Micron Feb 2003.ppt.
  • 2Iyer S, McKeown NW. Analysis of the parallel packet switch architecture. IEEE/ACM Trans. on Networking, 2003,11(2):314-324.
  • 3Aslam A, Christensen K J. A parallel packet switch with multiplexors containing virtual input queues. Computer Communications, 2004,27:1248-1263.
  • 4Cuppu V, Jacob B, Davis B. A performance comparison of contemporary DRAM architectures. In: Proc. of the 26th Int'l Symp. on Computer Architecture (ISCA'99). 1999. 222-233. http://www.ece.umd.edu/-blj/papers/isca99.pdf.
  • 5http://www.rambus.com.
  • 6Iyer S, Kompella R, McKeown N. Analysis of a memory architecture for fast packet buffers. In: Proc. of the IEEE Workshop on High Performance Switching and Routing. 2001. 368-373. http://klamath.stanford.edu/-nickm/papers/mmahpsr01.pdf.
  • 7Bianco A, Giaccone P, Leonardi E, Neff F. A framework for differential frame-based matching algorithms in input-queued switches. In: Proc. of the IEEE INFOCOM. Piscataway: Institute of Electrical and Electronics Engineers Inc., 2004. 1147-1157.
  • 8Oki E, Rojas-Cessa R, Chao H J. A pipeline-based maximal-sized matching scheme for high-speed Input-buffered switches. IEICE Trans. on Communications, 2002,E85-B(7):1302-1311.
  • 9Chang CS, Lee DS, Jou YS. Load balanced Birkhoff-von Neumann switches part I: One-Stage buffering. Computer Communications, 2002,25(6):611-622.
  • 10Chiussi F, Khotimsky D, Krishnan S. Generalized inverse multiplexing of switched ATM connections. In: Proc. of the IEEE GLOBECOM. Piscataway: Institute of Electrical and Electronics Engineers Inc., 1998.3134-3140.

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部