期刊文献+

动态测试系统微功耗技术研究 被引量:1

A Study on the Technology of Micro Power Consumption in Dynamic Test System
下载PDF
导出
摘要 本文介绍了在动态测试系统中实现微功耗的关键技术以及对电路进行优化设计的常用方法;着重阐述了微功耗优化技术的相关内容;在分析现有模拟器件和功耗模型的基础上,从物理逻辑设计、软件编程优化、低功耗映射等方面评述了当前低功耗关键技术,并提出了相关可行的改进方案。 This paper introduces the key technologies of realizing micro power consumption in dynamic test system and some common methods of optimizing circuit design,and then emphatically describes the related contents of optimization technology of the micro power consumption.Through analyzing the existing analog device and power consumption model,the paper reviews the key technologies of micro power consumption from the aspects of physical logic design,software programming optimization and low-power mapping,and puts forward some feasible improvement schemes.
作者 郭红英 高雁
出处 《长春师范学院学报(自然科学版)》 2011年第4期50-52,共3页 Journal of Changchun Teachers College
基金 忻州师范学院院级基金(200823)
关键词 动态测试系统 微功耗 功耗模型 逻辑设计 dynamic test system micro power power consumption model logical design
  • 相关文献

参考文献4

二级参考文献19

  • 1JERRAYA A, TENHUNEN H, WOLF W. Multiprocessor system-on-chips [ J]. IEEE Computer Magazine, 2005,38(7): 36 -40.
  • 2BENINI L, MICHELI G D. Networks on chip: a new SoC paradigm [ J ]. IEEE Computer, 2002, 35 ( 1 ) : 70 - 78.
  • 3KIM J S, TAYLOR M B, MILLER J, WENTZLAFF D. Energy characterization of a tiled architecture processor with onchip networks [ C ]//Proceedings of the International Symposium on Low Power Electronics and Design, Seoul, 2003 : 424 - 427.
  • 4OGRAS U Y, HU Jingcao, MARCHLESCU R. Key research problems in NoC design: a holistic perspective [ C ]// Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, Jersey City, 2005:69 -74.
  • 5ZHOU Wenbiao, ZHANG Yan, MAO Zhigang. Pareto based multi-objective mapping IP cores onto NoC architecture [ C ]//Proceedings of IEEE Asia Pacific Conference on Circuits and System, Singapore, 2006:331 -334.
  • 6Hu Jingcao, MARCHLESCU R. Energy-aware mapping for tile-based NoC architectures under performance constraints [ C ]//Proceedings of the Conference on Asia South Pacific Design Automation, Kitak)atshu, 2003:233 -239.
  • 7MURALI S, MICHELI G D. Bandwidth-constrained mapping of cores onto NoC architectures [ C ] / Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Paris, 2004:896-901.
  • 8TANG Lei, KUMAR S. A two-step genetic algorithm for mapping task graphs to network on chip architecture [ C ]//Proceedings of the Euromicro Symposium on Digital System Design, Belek-Antalya, 2003 : 180 - 187.
  • 9NICKRAY M, DEHYADQARI M, AFZALI-KUSHA A. Power and delay optimization for network on chip [ C ]// Proceedings of the European Conference on Circuit Theory and Design, Cork, 2005:273 -276.
  • 10JENA R K,SHARMA G K. A multi-objective Evolutionary algorithm based optimization model for network-on-chip synthesis [ C ]// Proceedings of the International Conference on Information Technology, Rourkela, 2007: 977 - 982.

共引文献68

同被引文献15

引证文献1

二级引证文献38

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部