期刊文献+

Control of Pinhole Defects Formation in Semi-flexible Coaxial Cable by Vertical Tin-Plating Process 被引量:4

Control of Pinhole Defects Formation in Semi-flexible Coaxial Cable by Vertical Tin-Plating Process
下载PDF
导出
摘要 Holistic tin-plating on the outer conductor is one of the key processes in the manufacture of semi-flexible coaxial cable, which is widely applied to the third generation (3G) mobile communication system. However, in the traditional horizontal tin-plating process, disadvantages such as the pinhole defects and low productivity effect cannot be avoided. In this paper, a vertical tin-plating process was proposed to reduce the pinhole defects and improve the tincoating quality. Compared with the traditional horizontal tin-plating process, the immersion length was reduced from 300-400 mm to 10-100 mm and the tin-plating time was reduced from 7 s to 3 s in the proposed method. The experimental results indicate that immersion length and time are key parameters for the tin-plating quality. With this new tin-plating process, the experimental results show that the pinhole defects can be eliminated effectively by controlling the immersion depth below 100 mm and tin-plating time at 3 s. The thickness of tin-coating increased from not more than 5 μm to 12.3 μm with the proposed vertical tin-plating process. Meanwhile, the thickness of the intermetallic compounds (IMCs) layer between the tin-coating and copper wires was reduced from 3.26 μm to 0.62 μm if the immersion time decreased from 30 s to 1 s. Besides, a self-developed flux, which possesses a boiling point or decomposed temperature of active components over 300℃, exhibits a better efficiency in reducing the pinhole formation. Holistic tin-plating on the outer conductor is one of the key processes in the manufacture of semi-flexible coaxial cable, which is widely applied to the third generation (3G) mobile communication system. However, in the traditional horizontal tin-plating process, disadvantages such as the pinhole defects and low productivity effect cannot be avoided. In this paper, a vertical tin-plating process was proposed to reduce the pinhole defects and improve the tin- coating quality. Compared with the traditional horizontal tin-plating process, the immersion length was reduced from 300--400 mm to 10--100 mm and the tin-plating time was reduced from 7 s to 3 s in the proposed method. The experimental results indicate that immersion length and time are key parameters for the tin-plating quality. With this new tin-plating process, the experimental results show that the pinhole defects can be eliminated effectively by controlling the immersion depth below 100 mm and tin-plating time at 3 s. The thickness of tin-coating increased from not more than 5 μm to 12.3 μm with the proposed vertical tin-plating process. Meanwhile, the thickness of the intermetallic compounds (IMCs) layer between the tin-coating and copper wires was reduced from 3.26μm to 0.62 μm if the im- mersion time decreased from 30 s to 1 s. Besides, a self-developed flux, which possesses a boiling point or decomposed temperature of active components over 300℃, exhibits a better efficiency in reducing the pinhole formation.
出处 《Transactions of Tianjin University》 EI CAS 2011年第5期320-323,共4页 天津大学学报(英文版)
基金 Supported by Science and Technology Support Project of Tianjin Science and Technology Commission (No.10ZCKFGX3500)
关键词 镀锡铜线 电镀工艺 针孔缺陷 同轴电缆 半柔性 工艺控制 垂直 移动通信系统 3G communication network semi-flexible coaxial cable vertical tin-plating pinhole defect
  • 相关文献

参考文献3

二级参考文献16

  • 1胡志田,何前进,徐道荣.无铅软钎料国内外的研究动态与发展趋势[J].焊接技术,2005,34(3):4-7. 被引量:18
  • 2杨延安.整体镀锡外导体半柔同轴电缆[J].光纤与电缆及其应用技术,2005(4):19-22. 被引量:3
  • 3Frear D R, Jang J W, Lin J K et al. JOM[J], 2001, 53(6): 28
  • 4Brodley E, Bath J, Whitten Get al. Advanced Packaging[J], 2000, 9(2): 34
  • 5Sharif Ahmed, Chan Y C. Mater Sci Eng B[J], 2004, 106(2): 126
  • 6Shiau L C, Ho C E, Kao C R. Soldering & Surface Mount Technology[J], 2002, 14(3): 25
  • 7Islam M N, Chan Y C. Mater Sci Eng B[J], 2005, 117(3): 246
  • 8Park J Y, Yang C W, Ha J Set al. Journal of Electronic Materials[J], 2001, 30(9): 1165
  • 9Abtew M, Selvaduray G. Mater Sci Eng[J], 2000, 27:95
  • 10Duan N, Scheer J, Bielen J et al. Microelectronics Reliability[J], 2003, 43(8): 1317

共引文献6

同被引文献22

引证文献4

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部