期刊文献+

一种基于核心数据区监视的交叉验证方法

A Cross-verification Method Based on the Key Data Region Monitoring
下载PDF
导出
摘要 通常商用体系结构模拟器不开源,仿真过程中无法直接获取中间结果。提出了一种基于核心数据区监视的交叉验证方法,可将体系结构模拟器运行过程中核心数据区的变化情况提取出来,用以支持该模拟器与寄存器传输级代码的模拟结果进行交叉比对,快速精确定位两者的执行差异,提高验证人员的查错效率。实验分析和实际应用表明,本方法比传统方法可将查错效率提高一个数量级以上。 Usually the intermediate results can hardly be obtained in the simulation process from the business architecture (ARC) simulator since its source is non-open. A method based on key data region monitoring was proposed to distill the value in the key region of ARC simulator automatically when it is running. In this way, the results from ARC simulator and RTL simulator can be cross-checked to help the verification engineer debugging the RTL codes quickly and efficiently. Compared with the traditional method, it can speed up the error checking by one order of magnitude according to the experiment and real chip design.
出处 《国防科技大学学报》 EI CAS CSCD 北大核心 2011年第4期80-85,共6页 Journal of National University of Defense Technology
基金 "核高基"重大专门项目(2009ZX01034-001-001-006) 国家自然科学基金项目(61070036) 国家863计划基金项目(2009AA011704)
关键词 核心数据区 监视 验证 查错 key data region verification error checking
  • 引文网络
  • 相关文献

参考文献12

  • 1International Technology Roadmap for Semiconductors [OL]. [2010- 05- 10] http ://www. its. net.
  • 2Yuyama Y, Aramoto M, RTL/ISS Co-modeling Methodology, for Embedded Processor Using SystemC[C]//Proceedings of the International Symposium on Circuits and Systems,2004(5):305-308.
  • 3William K L, Hardware Design Verification: Simulation and Formal Method-Based Approaches [M]. Prentice Hall PTR, 2005:205 - 206.
  • 4Habibi A, Tahar S, Design for Verification of System C Traction Level Models [C]//Proceeding of Design, Autornation and Test in Europe, 2005:560- 565.
  • 5严迎建,刘明业.片上系统设计中软硬件协同验证方法的研究[J].电子与信息学报,2005,27(2):317-321. 被引量:7
  • 6鲁芳,柏娜.基于SystemC和Verilog软硬件协同验证[J].现代电子技术,2008,31(4):1-3. 被引量:7
  • 7Cheat Engine [ OL]. [2010 - 06 - 10] http: cheatengine, org/ download, php.
  • 8Tsearch Tools [OL]. [2010 - 06 - 10] http://www, sai. msu. su/ - megera/gist/tsearch.
  • 9Code Composer Studio 3.1 [OL]. [2010 - 06 - 10]http://foeus. ti. com/docs. toosw/folders/pfint/ecstudio, html.
  • 10Seraph Tools [OL]. [2010 - 06 - 10.] http://seraphzone, com/ newbbs.

二级参考文献11

  • 1方应龙,赵勇,幸强.SoC软硬件协同验证技术的应用研究[J].电子技术应用,2006,32(12):44-46. 被引量:5
  • 2Lei Jinmei,Yao Qingdong. Software/hardware co-design for system on chip[C]. The Fourth International Workshop on CSCW in Design. Compiegne, France: 1999:237 - 240.
  • 3Rowson A. Hardware/software co-simulation[C]. The 31^st Design Automation Conference. San Diego, CA, USA, 1994:439 - 440.
  • 4Zhu Jianwen, Gajski D. An ultra-fast instruction set simulator.IEEE Trans. on Very Large Scale Integration (VLSI) Systems[J],2002, 10(3): 363 - 373.
  • 5ARM Limited. ARM7TDMI Data Sheet. ARM DDI 0029E,http://www. ann.com/documentation/, 2002.
  • 6Liu Jie, Lajolo M, Sangiovanni-Vincentelli. Software timing analysis using HW/SW cosimulation and instruction set simulator [C]. The International Workshop on HW/SW Codesign. Seattle,WA, USA, 1998:65 - 69.
  • 7陈曦,徐宁仪.SystemC片上系统设计[M].北京:科学出版社,2003.120-121.
  • 8Habibi A,Tahar S. Design for Verification of SystemC Transaction Level Models [A]. Proceedings of Design, Automation and Test in Europe[C]. Washington DC: IEEE Press, 2005:560 - 565.
  • 9Jindal R,Jain K. Verification of TransactionLevel SystemC Models Using RTL Testbenches [A]. Proceedings of Formal Methods and Models for Co - Design [C]. Washington DC: IEEE Press, 2003 : 199 - 203.
  • 10Rdshadi M, Mishra P, Dutt N. Instruction Set Compiled Simulation: A technique for Fast and Flexible Instruction Set Simulation [A]. Proceeding of Design Automation Conf. (DAC), 2003: 758 - 763.

共引文献12

相关主题

;
使用帮助 返回顶部