期刊文献+

三值绝热计数器的开关级设计

Design of ternary adiabatic counter on switch-level
下载PDF
导出
摘要 为了降低多值逻辑电路的功耗,采用开关级设计技术设计一种新型三值绝热计数器.该方案以电路三要素理论为指导,并通过对多值计数器结构及工作原理的分析,分别推导出构成三值绝热计数器的三值绝热触发器、三值绝热正循环门、三值绝热进位电路的开关级函数表达式,利用具有不同阈值的NMOS管和交叉存贮型结构实现相应的电路.将所设计的计数器进行PSPICE模拟,结果表明,三值绝热计数器具有正确的逻辑功能及明显的低功耗特性. A novel design of ternary adiabatic counter using switch-level design techniques was presented to reduce the power consumption of multi-valued logic circuits.First,by analyzing the working principles and structures of multi-valued counter,the switch-level functional expressions of ternary adiabatic counter which consists of flip-flop,loop operation circuit and carry circuit were derived under the guidance of Three Essential Circuit Elements theory.Then,the four bits ternary adiabatic counter can be realized further by using cross-memory structure and NMOS transistors with different thresholds.Finally,the proposed counter was simulated by PSPICE and the results show that it has correct logic function and distinctive low power dissipation.
出处 《浙江大学学报(工学版)》 EI CAS CSCD 北大核心 2011年第8期1502-1508,共7页 Journal of Zhejiang University:Engineering Science
基金 国家自然科学基金资助项目(60776022 61076032 60971061) 浙江省自然科学基金重点项目(Z1111219) 浙江省大学生科技创新团队资助项目
关键词 三值逻辑 绝热电路 计数器 电路设计 ternary logic adiabatic circuit counter circuit design
  • 相关文献

参考文献10

二级参考文献46

  • 1汪鹏君,方振贤,黄道,吴训威.基于电路定量理论的五值门电路和触发器设计[J].固体电子学研究与进展,2004,24(2):200-204. 被引量:8
  • 2杭国强.基于控阈技术的电流型CMOS全加器的通用设计方法[J].电子学报,2004,32(8):1367-1369. 被引量:8
  • 3吴训威,陈偕雄,F.Prosser.2-3混值编码与混值计数器[J].中国科学(A辑),1989,20(8):848-855. 被引量:9
  • 4李翰荪.电路分析基础(上册)[M].人民教育出版社,1978,3.70-85.
  • 5Chin P, Zukowski C A, Gristede G D, et al. Characterization of logic circuit techniques and optimization for high-leakage CMOS technologies[J]. The VLSI Journal, 2005,38 ( 3 ) : 491 - 504.
  • 6Kao J T, Chandrakasan P. Dual-threshold voltage techniques for low-power digital circuits[J].IEEE Journal of solid-state Circuits,2000,35(7) : 1009 - 1018.
  • 7Liu Z, Kursun V. Leakage Biased PMOS Sleep Switch Dynamic Circuits[ J]. IEEE transactions on Circuits and Systems. 2006,53(10) :1093 - 1097.
  • 8Khandelwal V, Srivastava A. Leakage control through free-grained placement and sizing of sleep transistors [ J ]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2004,28(7) : 1246 - 1255.
  • 9Yu Cao. Predictive Technology Model ( PTM ) [ J/OL ]. http://www. eas. asu. edu/-ptm.
  • 10Lee C M, Szeto E W. Zipper CMOS[J]. IEEE Circuits & Devices, 1986,2(3) : 10 - 13.

共引文献29

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部