期刊文献+

一种适应多核处理器核间通信机制的设计 被引量:3

Design of Inter-core Communication Mechanism Adapting to Multi-core Processor
下载PDF
导出
摘要 随着单芯片上集成处理器内核数量的增加,在支持多核处理器的应用程序方面,核间通信变得更加重要。通过分析多核运行任务特点,根据处理核上运行任务功能的不同,将处理核分成两类:控制核和计算核。根据对核的分类,提出了一种新的核间通信模型,该模型提供了三种不同的通信通道。运用这三条通道,把应用程序的I/O部分从计算核迁移到控制核来提高多核的利用率,实验结果表明该方式有效提高核间协作以及核间通信的效率,提升处理器的利用率。 With the increasing number of cores integrated on a single chip, it becomes more important for inter-core communication how to effectively support applications on multi-core processor. This paper analyzes the characteristics of multi-core tasks and classifies processor cores into two categories based on their different functions: control core and computing core. According to the classification, the paper designs a novel inter-core communication mechanism which includes three communication paths. With these paths, the mechanism can improve the utilization of multi-core by migrating the I/O part of application from computing core to control core. Experiment results have proved the efficiency of inter-core communication and cooperation are effectively improved.
作者 李静梅 王军锋 张岐 LI Jingmei, WANG Junfeng, ZHANG Qi (College of Computer Science and Technology, Harbin Engineering University, Harbin 150001, China)
出处 《智能计算机与应用》 2011年第2X期26-30,共5页 Intelligent Computer and Applications
关键词 多核处理器 核间通信 通信模型 计算核 控制核 Multi-core Processor Inter-core Communication Communication Model Computing Core Control Core
  • 相关文献

参考文献7

  • 1徐卫志,宋风龙,刘志勇,范东睿,余磊,张帅.众核处理器片上同步机制和评估方法研究[J].计算机学报,2010,33(10):1777-1787. 被引量:10
  • 2杨际祥,谭国真,王荣生.多核软件的几个关键问题及其研究进展[J].电子学报,2010,38(9):2140-2146. 被引量:17
  • 3RAMANATHAN R M.Intel Multi-Core Processors:Leading thenext digital revolution. Technology@Intel Magazine . 2009
  • 4Intel R 64 and IA-32 Architectures Software Developer’’s Manu-al Combined Volumes 3A and 3B:System Programming Guide,Parts 1 and 2. Intel R 64 and IA-32 Architectures Soft-ware Developer’’s Manuals . 2011
  • 5Bonnie. http://www.textuality.com/bonnie/ . 2009
  • 6Kumar, R.,V Zyuban,D.Tullsen.Interconnections in Multi-core Architectures: Understanding Mechanisms, Overheads and Scaling. Preccedings of the 32nd International Symposium on Computer Architecture . 2005
  • 7Hammond L,Nayfeh B A,Olukotun K.A Single-Chip Multi-processor. IEEE Computer . 1997

二级参考文献55

  • 1Asanovic K et al. The landscape of parallel computing research: A view from berkeley. UC Berkeley: Technical Report No. UCB/EECS 2006-183, 2006.
  • 2Almasi G, Cascaval C, Castanos J G, Denneau M, Lieber D, Moreira J E, Warren H S, Jr. Dissecting eyclops: A detailed analysis of a multithreaded architecture. ACM SIGARCH Computer Architecture News, 2003, 31(1): 26-38.
  • 3Kongetira P, Aingaran K et al. Niagara: A 32-way multithreaded spare processor. IEEE Micro, 2005, 25(2) 21-29.
  • 4Seiler Larry, Carmean Doug et al. Larrabee: A many-core X86 architecture for visual computing//Proceedings of the International Conference on Computer Graphics and Interactive Techniques (SIGGRAPH ' 08). Los Angeles, California, 2008.
  • 5Jiang D, Singh J P. A methodology and an evaluation of the SGI Origin 2000//Proceedings of the ACM Sigmetries98/ Performance 98. Madison, Wisconsin, United States, 19981 171-181.
  • 6Eichenberger A E, Abraham S G. Impact of load imbalance on the design of software barriers//Proceedings of the 1995 International Conference on Parallel Processing. 1995 : 63-72.
  • 7Lim G H, Agarwal A. Reactive synchronization algorithms for multiprocessors//Proceedings of the Architectural Support for Programming Languages and Operating Systems. San Jose, California, 1994:25-35.
  • 8Martin R P, Vahdat A Met al. Effect of communication latency, overhead, and bandwidth on a cluster architecture// Proceedings of the 24th Annual International Symposium on Computer Architecture. Denver, Colorado, United States, 1997, 85-97.
  • 9Mellor-Crummey J M, Scott M L. Algorithms for scalable synchronization on shared-memory multiprocessors. ACM Transactions on Computer Systems, 1991, 9(1): 21-65.
  • 10Mellor-Crummey J M, Scott M L. Synchronization without contention//Proceedings of the Architectural Support for Programming Languages and Operating Systems, Santa Clara, California, 1991:269-278.

共引文献25

同被引文献24

引证文献3

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部