期刊文献+

Digitally controlled oscillator design with a variable capacitance XOR gate 被引量:2

Digitally controlled oscillator design with a variable capacitance XOR gate
原文传递
导出
摘要 A digitally controlled oscillator(DCO) using a three-transistor XOR gate as the variable load has been presented.A delay cell using an inverter and a three-transistor XOR gate as the variable capacitance is also proposed. Three-,five- and seven-stage DCO circuits have been designed using the proposed delay cell.The output frequency is controlled digitally with bits applied to the delay cells.The three-bit DCO shows output frequency and power consumption variation in the range of 3.2486-4.0267 GHz and 0.6121-0.3901 mW,respectively,with a change in the control word 111-000.The five-bit DCO achieves frequency and power of 1.8553-2.3506 GHz and 1.0202-0.6501 mW,respectively,with a change in the control word 11111-00000.Moreover,the seven-bit DCO shows a frequency and power consumption variation of 1.3239-1.6817 GHz and 1.4282-0.9102 mW,respectively, with a varying control word 1111111-0000000.The power consumption and output frequency of the proposed circuits have been compared with earlier reported circuits and the present approaches show significant improvements. A digitally controlled oscillator(DCO) using a three-transistor XOR gate as the variable load has been presented.A delay cell using an inverter and a three-transistor XOR gate as the variable capacitance is also proposed. Three-,five- and seven-stage DCO circuits have been designed using the proposed delay cell.The output frequency is controlled digitally with bits applied to the delay cells.The three-bit DCO shows output frequency and power consumption variation in the range of 3.2486-4.0267 GHz and 0.6121-0.3901 mW,respectively,with a change in the control word 111-000.The five-bit DCO achieves frequency and power of 1.8553-2.3506 GHz and 1.0202-0.6501 mW,respectively,with a change in the control word 11111-00000.Moreover,the seven-bit DCO shows a frequency and power consumption variation of 1.3239-1.6817 GHz and 1.4282-0.9102 mW,respectively, with a varying control word 1111111-0000000.The power consumption and output frequency of the proposed circuits have been compared with earlier reported circuits and the present approaches show significant improvements.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2011年第10期86-92,共7页 半导体学报(英文版)
关键词 digital control oscillator delay cell power consumption variable capacitance voltage controlled oscillators XOR gate digital control oscillator delay cell power consumption variable capacitance voltage controlled oscillators XOR gate
  • 相关文献

参考文献22

  • 1Dunning J, Garcia G, Lundberg J, et al. An all-digital phase-locked loop with 50-cycle lock time suitable for high- performance microprocessors. IEEE J Solid-State Circuits, 1995, 30:412.
  • 2Hsu T Y, Wang C C, Lee C Y. Design and analysis of a portable high-speed clock generator. IEEE Trans Circuits Syst II, 2001, 48:367.
  • 3Boerstler D W. A low-jitter PLL clock generator for micropro- cessors with lock range of 340-612 MHz. IEEE J Solid-State Cir- cuits, 1999, 34:513.
  • 4Chiang J S, Chen K Y. A 3.3 V all digital phase-locked loop with small DCO hardware and fast phase lock. IEEE International Symposium on Circuits and Systems, 1998, 3:554.
  • 5Zhao J, Kim Y B. A low-power digitally controlled oscillator for all digital phase-locked loops. VLSI Design Journal, Hindawi, 2010:1.
  • 6Chiang J S, Chen K Y. The design of all digital phase locked loop with small DCO hardware and fast phase lock. IEEE Trans Circuits Syst II, 1999, 46(7): 945.
  • 7Zhao J, Kim Y B. A low power 32 nanometer CMOS digitally controlled oscillator. IEEE SoC Conference, 2008:183.
  • 8Saint-Laurent M, Muyshondt G P. A digitally controlled oscilla- tor constructed using adjustable resistors. IEEE Southwest Sym- posium on Mixed Signal Design, 2001:80.
  • 9Staszewski R B, Balsara P T. Phase-domain all-digital phase- locked loop. IEEE Trans Circuits Syst II, 2005, 52(3): 159.
  • 10Raha P, Randall S, Jennings R, et al. A robust digital delay line architecture in a 0.13 μm CMOS technology node for reduced design and process sensitivities. Proceedings of the International Symposium on Quality Electronic Design (ISQED), 2002:148.

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部