期刊文献+

Design and optimization of CMOS LNA with ESD protection for 2.4 GHz WSN application 被引量:2

Design and optimization of CMOS LNA with ESD protection for 2.4 GHz WSN application
原文传递
导出
摘要 A new optimization method of a source inductive degenerated low noise amplifier(LNA) with electrostatic discharge protection is proposed.It can achieve power-constrained simultaneous noise and input matching. An analysis of the input impedance and the noise parameters is also given.Based on the developed method,a 2.4 GHz LNA for wireless sensor network application is designed and optimized using 0.18-μm RF CMOS technology. The measured results show that the LNA achieves a noise figure of 1.59 dB,a power gain of 14.12 dB, an input 1 dB compression point of-8 dBm and an input third-order intercept point of 1 dBm.The DC current is 4 mA under a supply of 1.8 V. A new optimization method of a source inductive degenerated low noise amplifier(LNA) with electrostatic discharge protection is proposed.It can achieve power-constrained simultaneous noise and input matching. An analysis of the input impedance and the noise parameters is also given.Based on the developed method,a 2.4 GHz LNA for wireless sensor network application is designed and optimized using 0.18-μm RF CMOS technology. The measured results show that the LNA achieves a noise figure of 1.59 dB,a power gain of 14.12 dB, an input 1 dB compression point of-8 dBm and an input third-order intercept point of 1 dBm.The DC current is 4 mA under a supply of 1.8 V.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2011年第10期103-112,共10页 半导体学报(英文版)
基金 Project supported by the National High Technology Research and Development Program of China(No.2007AA01Z2A7) the 5th Program of Six Talent Summits of Jiangsu Province,China
关键词 LNA ESD protection noise and input impedance matching CMOS LNA ESD protection noise and input impedance matching CMOS
  • 相关文献

参考文献9

  • 1Shaeffer D K, Lee T H. A 1.5 V, 1.5 GHz CMOS low noise am- plifier. IEEE J Solid-State Circuits, 1997, 32(5): 745.
  • 2Nguyen T K, Kin C H, Ihm G J, et al. CMOS low-noise ampli- fier design optimization techniques. IEEE Trans Microw Theory Tech, 2004, 52 (5): 1433.
  • 3Chandrasekhar V, Mayaram K. Analysis of CMOS RF LNAs with ESD protection. IEEE International Symposium on Circuits and System, 2002:779.
  • 4Sivonen P, Parssinen A. Analysis and optimization of packaged inductively degenerated common-source low noise amplifiers with ESD protection. IEEE Trans Microw Theory Tech, 2005, 53(4): 1304.
  • 5Richier C, Salome P, Mabboux G, et al. Investigation on differ- ent ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 μm CMOS process. EOS/ESD Symposium Proceeding, California, USA, 2000:251.
  • 6Chang C P, Hou J A, Su J, et al. A high gain and low supply volt- age LNA for the direct conversion application with 4-kV HBM ESD protection in 90-nm RF CMOS. IEEE Microw Wireless Compon Lett, 2006, 16(11): 188.
  • 7Kaamouchi M E, Moussa M S, Delatte P, et al. A 2.4-GHz fully integrated ESD-protection low noise amplifier in 130-nm PD SOI CMOS technology. IEEE Trans Microw Theory Tech, 2007, 55(12): 2822.
  • 8Chandrasekhar V, Hung C M, Ho Y C, et al. A packaged 2.4 GHz LNA in a 0.15 μm CMOS process with 2 kV HBM ESD protec- tion. Proceedings of the 28th European Solid-State Circuits Con- ference, Florence, Italy, 2002:347.
  • 9Bo-Shih H, Ming-Dou K. New matching methodology of low- noise amplifier with ESD protection. IEEE International Sympo- sium on Circuits and Systems, Island of Kos, Greece, 2006:4891.

同被引文献7

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部