期刊文献+

流水线技术性能评价与最佳段数选择 被引量:1

Performance Evaluation of Pipelining and Choice of Suitable Depth
下载PDF
导出
摘要 顺序执行时,只有当上一条指令全部执行完毕后,它的下一条指令才能开始执行。所以这种执行方式的功能部件利用率和系统的吞吐率都很低。正因如此,人们基于时间的并行性提出了流水线技术,这是现代计算机系统结构的一种最基本技术。而流水线的段数对流水线的性能以及成本都有最直接的关系,因此通过对流水线性能的分析来确定流水线的最佳段数就在流水线的设计当中显得举足轻重。 When instructions execute in order, only after the previous instruction has been completely finished, the next instruction could begin. In this way, utilization of the functional unit and throughput rate of the system are very low. For this reason, people worked out a new technique named pipelining based on time parallelism, which is a basic technology of modem computer architecture. Quantity of the stage in pipelining has direct relationship with not only the performance of pipeline, but also the cost of it. So it is very important to confirm the best quantity of the stage by analyzing the pipeline.
作者 薛杨
出处 《吉林省教育学院学报》 2011年第10期141-144,共4页 Journal of Jilin Provincial Institute of Education
关键词 流水线 吞吐率 加速比 最佳段数 pipelining throughput rate speedup ratio suitable depth
  • 相关文献

参考文献4

二级参考文献7

共引文献2

同被引文献13

  • 1王晓勇,张盛兵,黄嵩人.一种多发射DSP的数据相关控制[J].微型电脑应用,2011(11):56-58. 被引量:1
  • 2Hennessy J L, Patterson D A. Computer architecture - a quan- titative approach [ M ]. 4th ed. San Francisco : Morgan Kauf-mann Publishers ,2007.
  • 3张晨曦.计算机系统结构[M].第4版.北京:高等教育出版社,2006.
  • 4Sherwood T, Perelman E, Hamedy G, et al. Discovering and exploiting program phases [ J ]. IEEE Micro,2003,23 ( 6 ) : 84- 93.
  • 5Ho C Y, Chng K F, Yau C H, et al. A study of dynamic branch predictors : counter versus perceptron [ C ]//Proc of the inter- national conference on information technology. [ s. 1. ] : [ s. n. ] ,2007:528-563.
  • 6Jimenez D A, Lin C. Dynamic branch prediction with percep- tron[ C]//Proc of the 7th international symposium on high performance computer architecture. [ s. 1. ] : [ s. n. ], 2001 : 197-206.
  • 7Johnsonhaugh R, Schaefer M. Algorithms [ M ]. Beijing: Tsing- hua University Press,2007 : 195-197.
  • 8Pan Y, Mitra T. Characterizing embedded applications for in- struction-set extensible processors [ C ]//Proc of the 2004 in- ternational conference on compliers. [ s. 1. ] :ACM, 2004:67- 78.
  • 9赖兆磬,潘明,许勇,张辉.嵌入式五级流水线CPU核的设计与实现[J].微计算机信息,2008,24(29):32-34. 被引量:1
  • 10潘琢金,郑彩平,杨华.流水线前端资源分配及其性能影响研究[J].计算机工程,2010,36(14):275-277. 被引量:2

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部