TD-LTE终端性能优化

TD-LTE Terminal Performance Optimization

给出TD-LTE终端的优化方法,使其能连续、稳定、实时地测试演进型Node B(eNodeB)。该终端由1个现场可编程门阵列和2个数字信号处理器构成,能够实现手机物理层的上下行链路。在测试TD-LTE终端时,可以模拟手机发送上行数据给NodeB并处理eNodeB发送的下行数据。采用搬移内存、硬件加速和分布式多核计算的机制,实现物理下行共享信道和上行共享信道(PUSCH)的优化。

This paper gives a proposal to optimize terminal（User Equipment（UE）） to be consecutive,stable and real time.The UE consists of one Field Programmable Gate Array（FPGA） and two Digital Signal Processors（DSP）.UE physical channel are implemented,which can be used in TD-LTE test.UE can send the UL data to evolved Node B（eNodeB） and process the DL data from eNodeB.This paper focuses on the optimization of Physical Downlink Share Channel（PDSCH） and Physical Uplink Share Channel（PUSCH）.Memory move,hardware accelerate and distribute multi core computing are adopted.In the above way,this UE can process PDSCH and PUSCH in 1 ms.As expected,UE can run consecutively,stably and real time.