期刊文献+

基于数据流向的片上网络动态缓存分配机制 被引量:1

Dynamic buffer allocation based on date flow direction for NoC
下载PDF
导出
摘要 为了有效利用缓存资源,提出一种动态分配片上网络路由器端口缓存的方法,根据传输方向将输入端口接收到的数据分成不同的组,每个组对应一个输出端口,并将数据以组的形式进行存储,控制部件根据各个组数据规模为其动态分配缓存资源。与基于虚通道的动态缓存分配方式相比,该方法降低了控制和仲裁的复杂度。仿真结果表明,获得同等性能的条件下,该方法可以有效降低缓存的需求。 Aiming to utilize buffer more effectively,this paper proposed a novel scheme to allot NoC buffer dynamically.Accor-ding to the transmission direction,it divided the date received by input ports into different groups,and each group corresponded to the only output port.Moreover,stored the data sent to different output ports in the form of group,and the control logic dynamically allocated buffer resources in line with the data size in various groups.Comparing with the buffer allocation based on virtual channel,this method dropped the complexity of the control and arbitration.The simulation results show that this method can effectively reduce demands of buffer resources when gaining equal performance.
出处 《计算机应用研究》 CSCD 北大核心 2011年第11期4251-4255,共5页 Application Research of Computers
基金 国家"863"计划重点资助项目(2009AA012201) 河南省自然科学基金资助项目(08dz501600)
关键词 片上网络 数据流向 缓存分配 动态 仲裁 network-on-chip(NoC) date flow direction buffer allocation dynamic group arbitration
  • 相关文献

参考文献7

  • 1HU Jing-cao, MARCULESCU R. Application-specic buffer space allocation for networks-on-chip router design [ C ]// Proc of International Conference on Computer Aided Design. 2004: 354-361.
  • 2WANG Hang-sheng, PEH L S, MALIK S. Power-driven design of router microarchitectures in on-chip networks[ C ]// Proc of the 36th Annual IEEE/ACM International Symposium on Microarchitecture. 2003: 105-116.
  • 3MANDAL S, DENTON R, MOHANTY S,et al. Low power nanoscale buffer management for network on chip routers[ C ]//Proc of the 20th Symposium on Great Lakes Symposium on VLSI. NewYork: ACM Press,2010 : 245- 250.
  • 4DALLY W. Virtual-channel flow control[ J]. IEEE Trans on Parallel and Distributed Systems, 1992, 3(2) : 194-205.
  • 5PEH L S, DALLY W. A delay model and speculative architecture for pipelined routers [ C ]// Proc of the 7th International Symposium on High-Performance Computer Architecture. 2001 : 255 - 266.
  • 6REZAZAD M, SARBAZI-AZAD H. The effect of virtual channel organization on the performance of interconnection networks [ C ]//Proc of the 19th IEEE IntemationaI Parallel and Distributed Processing Symposium. 2005:4- 8.
  • 7NICOPOULOS C, PARK D, KIM J, et al. ViChaR:a dynamic virtual channel regulator for network-on-chip routers [ C ]// Proc of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. 2006 : 333-346.

同被引文献2

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部