期刊文献+

应用于大规模FPGA的解析式布局算法 被引量:5

An Analytical Placement Technique for Large-scale FPGAs
下载PDF
导出
摘要 针对FPGA的结构特点,借鉴ASIC布局算法中非线性建模思想,提出一种应用于大规模FPGA的解析式布局算法.该算法以非线性线长为目标,采用较少迭代次数的共轭梯度方法作为求解器,解决组合优化方法时间大量消耗问题.实验结果表明,该方法能够在较短的时间得到较好的布局质量,与FastPlace的结果对比证明了其有效性. This paper presents an analytical placement algorithm to handle large-scale FPGAs design fast. Motivated by the idea in large ASIC design, the algorithm uses nonlinear wire-length as objective and takes FPGAs special structure in account. A nonlinear programming is solved to get the cell position by a conjugate gradient method with less iterations to reduce the runtime of the combinatorial optimization. Experimental results show that this approach can effectively reduce runtime and improve placement quality. And the final wire-length results compared to FastPlace also testify its reasonable quality.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2011年第11期1944-1948,共5页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(60833004 60876026)
关键词 非线性布局 大规模集成电路 FPGA 共轭梯度法 non-linear placement large-scale integrated circuit FPGA conjugate gradient method
  • 相关文献

参考文献15

  • 1Betz V, Rose J. VPR: a new packing, placement and routing tool for FPGA research [C] //Proceedings of the 7thInternational Workshop on Field-Programmable Logic and Applications. London: Springer, 1997: 1-10.
  • 2Tsay R S, Kuh E S, Hsu C P. Proud:a sea-of-gates placement algorithm [C] //Proceedings of the 25th ACM/IEEE Design Automation Conferenee. Los Alamitos:IEEE Computer Society Press, 1988:44-56.
  • 3RoyJ A, Papa D A, Adya S N, et al. Capo: robust and scalable open-source rain-cut floorplacer [C] //Proceedings ofIEEE/ACM International Conference on Physical Design. New York: ACM Press, 2005: 224-226.
  • 4Viswanathan N, Chu C C N. FastPlace: efficient analytical placement using cell shifting, iterative local refinement and ahybrid net model [C]//Proceedings of International Symposium on Physical Design. New York: ACM Press, 2004 :26-33.
  • 5Kleinhands J M, Sigl G, Johannes F M, et al. GORDIAN: VLSI placement by quadratic programming and slicingoptimization [J]. IEEE Transactions on Computer-Aided Design, 1991, 10(3):356-365.
  • 6Srinivasan A, Chaudhary K, Kuh E S. RITUAL: aperformance driven placement algorithm[J]. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1992, 39(11): 825-840.
  • 7隋文涛,董社勤,边计年.岛式FPGA线长驱动快速布局算法[J].计算机辅助设计与图形学学报,2009,21(9):1275-1282. 被引量:5
  • 8Naylor W C. Non-linear optimization system and method for wire length and delay optimization for an automatic electriccircuit placer: USA, 6301693[P]. 2001-10-09.
  • 9Kahng A B, Reda S, Wang Q. Aplace:a general analytic placement framework [C] //Proceedings of InternationalSymposium on Physical Design. New York: ACM Press, 2005:233-235.
  • 10Kahng A B, Reda S, Wang Q. Architecture and details of a high quality, large-scale analytical placer [C] //Proceedings ofIEEE/ACM International Conference on Computer-Aided Design. Los Alamitos: IEEE Computer Society Press, 2005: 890-897.

二级参考文献12

  • 1赵长虹,陈建,周电,周晓方,孙劼.基于权重的超大规模集成电路布图规划算法[J].计算机辅助设计与图形学学报,2006,18(7):994-998. 被引量:6
  • 2Caldwell A E, Kahng A B, Markov I L. Can recursive bisection alone produce routable placements? [C]//Proceedings of the 37th Conference on Design Automation, Los Angeles, 2000:477-482.
  • 3Chang C C, Cong J, Xie M. Optimality and scalability study of existing placement algorithms[C] //Proceedings of the Conference on Asia South Pacific Design Automation, Kitakyushu, 2003: 325-330.
  • 4Kleinhans J M, Sigl G, Johannes F M, et al. GORDIAN: VLSI placement by quadratic programming and slicing optimization [J]. IEEE Transactions on Computer-Aided Design, 1991, 10(3): 356-365.
  • 5Sigl G, Doll K, Johannes F M. Analytical placement: a linear or a quadratic objective function? [C]//Proceedings of the 28th ACM/IEEE Design Automation Conference, San Francisco, 1991:427-432.
  • 6Betz V, Rose J. VPR: a new packing, placement and routing tool for FPGA research[C] //Proceedings of the 7th International Workshop on Field Programmable Logic and Applications, London, 1997, 1304: 213-922.
  • 7Wei Y C, Cheng C K. Ratio cut partitioning for hierarchical designs [J]. IEEE Transactions on Computer Aided Design, 1991, 10(7): 911-921.
  • 8Banerjee P, Sur Kolay S. Faster placer for island-style FPGAs [C] //Proceedings of the International Conference on Computing: Theory and Applications, Kolkata, 2007: 117- 121.
  • 9Banerjee P, Bhattacharjee S, Sur Kolay S, etal. Fast FPGA placement using space filling curve [C] //Proceedings of International Conference on Field Programmable Logic and Applications, Tampere, 2005:415-420.
  • 10Karypis G, Aggarwal R, Kumar V, et al. Multilevel hypergraph partitioning: applications in VLSI domain [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1999, 7(1):69-70.

共引文献4

同被引文献34

  • 1徐宁,洪先龙.超大规模集成电路物理设计理论与算法【M].北京:清华大学出版社,2009.
  • 2CONG J, LUO G, WEI J, et al. Thermal-aware 3D IC placement via transformation] C]// Proceedings of the the 2007 Conference on Asia South Pacific Design Automation. Japan: Yokohama, 2007: 780 -785.
  • 3GOPLEN B, SAPATNEKAR S. Efficient thermal placement of standard cells in 3 D ICs using a force directed approach[C]// Pro-ceedings of the 2003 IEEEI ACM International Conference on Com-puter-Aided Design. Washington, DC: IEEE Computer Society, 2003: 86 -89.
  • 4GOPLEN B, SAPATNEKAR S. Placement of 3D ICs with thermal and interlayer via considerations[C]// Proceedings of the 44th ACMlIEEE Design Automation Conference. New York: ACM, 2007: 626 -631.
  • 5YAN H, ZHOU Q, HONG X. Efficient thermal aware placement approach integrated with 3 D DCT placement algorithm[C]// Pro-ceedings of the 9th International Symposium on Quality Electronic Design. Washington, DC: IEEE Computer Society, 2008: 289 - 292.
  • 6HSU M K, CHANG Y W, BALABANOV V. TSV-aware analytical placement for 3D IC designs[C]II Proceedings of the 48th Design Automation Conference. New York: ACM, 2011: 664 - 669.
  • 7CONG J, LUO G. A multilevel analytical placement for 3 D ICs[C]// Proceedings of the 2009 Asia and South Pacific Design Auto-mation Conference. Piscataway: IEEE, 2009: 361 - 366.
  • 8NAYLOR WC, DONELLYR, SHAL. Non-linearoptimizationsys-tern and method for wire . length and delay optimization for an auto-matic electric circuit placer: USA, 6301693[P] , 2001.
  • 9CHAN T, CONG J, SZE K. Multilevel generalized force-directed method for circuit placement[C]// Proceedings of the 2005 Interna-tional Symposium on Physical Design. New York: ACM, 2005: 185 -192.
  • 10KAHNG A B, RESA S, WANG Q. Architecture and details of a high quality, large-scale analytical placer] C]// Proceedings of the 2005 IEEE! ACM International Conference on Computer-aided De-sign. Washington, DC: IEEE Computer Society, 2005: 890 -897.

引证文献5

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部