期刊文献+

基于硬件事务性内存的程序并行性研究

Program Parallelism Research Base on Hardware Transactional Memory
下载PDF
导出
摘要 为了在多核处理器环境下更好地进行多线程编程,事务内存是替代锁机制的一个较成功、且研究较为广泛的方案.着重研究基于硬件事务性内存的程序并行性.通过模拟实验比较了锁与事务性内存;根据冲突检测和版本管理实现机制对硬件事务性内存进行归类;分别研究其各自的实现方式,并对基于不同实现方式的程序并行性的特点进行对比;最后对硬件事务性内存的利用进行了展望. In order to build a better multi-core programming environment and find a better mechanism than the current locking mechanism,transactional memory is one of the successful and extensive solution.This paper focuses on the program parallelism of hardware transactional memory.We compared the performance between locking and transactional memory through simulation experiments.The transactional memory was classified into different catagories based on conflict detection and version management mechanisms,and their implementations and parallelism were studied respectively.The trends of hardware transactional memory were also discussed.
出处 《河南科学》 2011年第11期1339-1342,共4页 Henan Science
关键词 硬件事物内存 冲突检测 版本管理 hardware transactional memory conflict detection version management
  • 相关文献

参考文献9

  • 1Larus J, Kozyrakis C. Transactional memory[J]. Communication of the ACM, 2008,51 (7):80-88.
  • 2Goodman J R. Using cache memory to reduce processor-memory traffic [C]//25 Years of the International Symposia on Computer Architecture (selected papers). New York, NY, USA: ACM, 1998: 255-262.
  • 3Herlihy M, Moss J E B. Transactional memory: architectural support for lock-free data structures [C]// Proceedings of the 20th annual International Symposium on Computer Architecture. New York, NY, USA:ACM, 1993:289-300.
  • 4于翔,王力生.软件事务性内存与快照隔离可结合性分析[C]//第六届全国多智能体系统与控制学术年会论文集.北京:国防工业出版社,2010:286-290.
  • 5Moore K E, Bobba J, Moravan M J, et al. LogTM: log-based transactional memory[C]//Proceedings of the 12th International Symposium on High-Performance Computer Architecture. Austin, TX, USA: IEEE, 2006: 254-265.
  • 6Ananian C S, Asanovic K, Kuszmaul B C, et al. Unbounded Transactional Memory [C]//Proceedings of the 1 hh International Symposium on High-Performance Computer Architecture. Washington, DC, USA: IEEE computer society, 2005:316-327.
  • 7McDonald A, Chung J, Chaff H, et al. Characterization of TCC on chip-multiprocessors [C] // Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques. Washington, DC, USA: IEEE computer society, 2005 : 63-74.
  • 8Knight T. An architecture for mostly functional languages [C] // Proceedings of the 1986 ACM Conference on LISP and Functional Programming. New York, NY, USA: ACM, 1986:105-112.
  • 9Damron P, Fedorova A, Lev Y, et al. Hybrid transactional memory[J]. Computer Architecture News, 2006, 34 (5):336-346.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部