期刊文献+

一种新型共享Cache动态划分机制

Novel Shared Cache Dynamic Partition Mechanism
下载PDF
导出
摘要 综合效用最优划分共享Cache方法和传统LRU方法的优点,提出一种新的动态划分共享Cache方法。该方法可消除不同线程在共享Cache中的相互影响,当多核并行执行的程序均对共享Cache中占有的路数敏感时,可解决采用效用最优划分方法时的性能下降问题。经SPEC CPU2000测试表明,该方法与传统LRU和效用最优划分方法相比,系统整体性能平均分别提高20.28%和14.37%。 By full using advantages of Utility-based Cache Partition(UCP) and Least-recently Used(LRU) policy,a new dynamic shared cache partitioning mechanism is presented.The proposed mechanism is called Improved Utility-based And least-recently used Cache Partition(IUL-CP).It reduces the pollution of multi-threads in the shared cache and resolves the low performance when all cores running the shared cache way number sensitive workloads in multi-core systems with the UCP mechanism.The evaluation,by running SPEC CPU2000 benchmarks,shows that IUL-CP improves the performance by 20.28% over LRU and 14.37% over UCP on average.
出处 《计算机工程》 CAS CSCD 北大核心 2011年第22期231-233,共3页 Computer Engineering
基金 国家自然科学基金资助项目"无线通信中可重构基带处理器研究"(60876016) 复旦大学专用集成电路与系统国家重点实验室基金资助项目(ZD20080103 09ZD002 11MS003)
关键词 共享CACHE 动态划分 数据污染 自由路 shared Cache dynamic partition data pollution freedom way
  • 相关文献

参考文献7

  • 1黄安文,高军,张民选.多核处理器片上存储系统研究[J].计算机工程,2010,36(4):4-6. 被引量:5
  • 2Le H Q, Starke W J, Fields J S, et al. IBM Power6 Micro- architecture[J]. IBM Journal of Research and Development, 2007, 51 (6): 639-662.
  • 3Sun Microsystems, Inc.. UltraSPARC T2 Supplement to the UltraSPARC Architecture 2007[Z]. 2007.
  • 4Qureshi M K, Patt Y N. Utility-based Cache Partitioning: A Low-overhead, High-performance, Runtime Mechanism to Partition Shared Caches[C]//Proc. of the 39tb Annual IEEE/ACM International Symposium on Microarchitecture. [S. l.]: IEEE Press, 2006: 423-432.
  • 5Suo Guang, Yan Xunjun, Liu Guanghui, et al. IPC-based Cache Partitioning: An IPC-oriented Dynamic Shared Cache Partitioning Mechanism[C]//Proc. of International Conference on Convergence and Hybrid Information Technology. [S.l.]: IEEE Press, 2008: 399-406.
  • 6Kim S, Chandra D, Solihin Y. Fair Cache Sharing and Partitioning in a Chip Mulfiprocessor Architecture[C]//Proc. of the 13th International Conference on Parallel Architecture and Compilation Techniques. IS. l.]: IEEE Press, 2004:111-122.
  • 7Sharkey J. M-Sim: A Flexible, Multithreaded Architectural Simu- lation Environment[R]. State University of New York at Binghamton, Tech Report: CS-TR-05-DP01, 2005.

二级参考文献7

  • 1Hammond L. The Standford Hydra[J]. IEEE Micro, 2000, 20(2): 71-84.
  • 2Sun Microsystems, Inc.. OpenSPARC T2 Core Microarchitecture Specification[Z]. 2007.
  • 3Nguyen T P Q, Zakhor A, Yelick K. Performance Analysis of an H.263 Video Encoder for VIRAM[C]//Proc. of IEEE International Conference on Image Processing. [S. l.]: IEEE Press, 2000: 98-101.
  • 4Seiler L, Carinean D, Sprangle E, et al. Larrabee: A Many-core x86 Architecture for Visual Computing[J]. ACM Transactions on Graphics, 2008, 27(3): 18-26.
  • 5Muralimanohar N, Balasubramonian R, Jouppi NE Architecting Efficient Interconnects for Large Caches with CACTI 6.0[J]. IEEE Micro, 2008, 28(1): 69-79.
  • 6Martin M M K, Sorin D J, Beckmann B M, et al. Multifacet's General Execution-driven Multiprocessor Simulator(GEMS) Toolset[J]. ACM SEGARCH Computer Architecture News, 2005, 33(4): 92-99.
  • 7何军,王飙.多核处理器的结构设计研究[J].计算机工程,2007,33(16):208-210. 被引量:24

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部