期刊文献+

超薄栅氧MOS器件传统关态栅泄漏电流研究

Study on the Gate Leakage Current of Ultra-thin MOS Devices in Conventional Off-state
下载PDF
导出
摘要 理论分析了MOSFET关态泄漏电流产生的物理机制,深入研究了栅氧化层厚度为1.4nm MOSFET传统关态下边缘直接隧穿栅泄漏现象.结果表明:边缘直接隧穿电流服从指数变化规律;传统关态下边缘直接隧穿对长沟道器件的影响大于短沟道器件;衬底反偏在一定程度上减小边缘直接隧穿泄漏电流. The physical mechanism of off-state leakage current is analyzed Abstractly.The edge direct-tunneling(EDT) gate leakage current of MOSFET with 1.4 nm gate oxide biased in conventional off-state is studied in depth.The results showed that the change of the EDT current obeys index law,the EDT makes a greater impact on short-channel devices than that on long-channel device in conventional off-state,and the EDT current is reduced to a certain extent with the substrate biased reversely.
出处 《微电子学与计算机》 CSCD 北大核心 2011年第12期133-136,共4页 Microelectronics & Computer
基金 国家自然科学基金资助项目(61074051) 湖南省教育厅资助项目(10C0709) 湖南科技大学博士启动基金项目(E51080)
关键词 直接隧穿 MOSFET 栅氧化层 direct tunneling MOSFET gate oxide
  • 相关文献

参考文献8

  • 1肖海鹏,马卓,张民选,张正旭.一种低成本高精度CMOS基准电压源设计[J].微电子学与计算机,2010,27(5):121-124. 被引量:3
  • 2李侃,伍冬,王雪强,谯凤英,邓宁,潘立阳.基于SOI-SONOS存储器的高速辐照加固灵敏放大器设计[J].微电子学与计算机,2010,27(5):22-26. 被引量:2
  • 3甘学温,黄如,刘晓彦等.纳米CMOS器件[M].北京:科学出版社,2004.
  • 4Henson W K, Yang N, Kubicek S, et al. Analysis of leakage currents and impact on off-state power con- sumption for CMOS technology in the 100-nm regime [J]. IEEE Trans on Electron Devices, 2000, 45 (7): 1393-1400.
  • 5Keunwoo K, Hanafi H I, Cai J, et al. Off-state cur- rent and performance analysis for double-gate CMOS with non-self-aligned back gate [J]. IEEE Trans on Electron Devices, 2005, 52(9): 2104-2107.
  • 6Keunwoo K, Das K K, Joshi R V, et al. Leakage power analysis of 25-nm double-gate CMOS devices and cir- cuits [J]. IEEE Trans on Electron Devices, 2005, 52 (5) : 980-986.
  • 7Chouksey S, Fossum J G. DICE: A beneficial short- channel effect in nanoscale double-gate MOSFETs [J]. IEEE Trans on Electron Devices, 2008, 55 (3): 796 -802.
  • 8Hsu C Y; Lee C C; Lin Y T, et al. Enhanced hole gate direct tunneling current in process- induced uniaxial compressive stress p-MOSFETs [J]. IEEE Trans on Electron Devices, 2009, 56(8) : 1667- 1673.

二级参考文献15

  • 1谢毅,朱云涛,邵丙铣.一种低电压的CMOS带隙基准源[J].微电子学与计算机,2005,22(5):110-113. 被引量:12
  • 2辛明瑞,时晨,高德远,张伟功.面向空间应用的片上系统集成技术研究[J].微电子学与计算机,2006,23(6):194-197. 被引量:6
  • 3张科,冯全源.一种带软启动电路的带隙基准电压源的实现[J].微电子学与计算机,2006,23(12):179-181. 被引量:7
  • 4李海霞,李卫民,谭建平,陆时进.一种低功耗抗辐照加固256kb SRAM的设计[J].微电子学与计算机,2007,24(7):142-145. 被引量:9
  • 5Adams D A, Mavisz D, Murray J R, et al. SONOS nonvolatile semiconductor memories for space and military applications[J]. IEEE Proceedings of Aerospace Conference, 2001(5) : 2295 - 2300.
  • 6Leray J L, Nivet D E, Pere J L. CMOS/SOI hardening at 100 Mrad(SiO2)[J ]. IEEE Transactions on Nuclear Science, 1990, 37(6) : 2013- 2019.
  • 7Yasushim Nishiokal, Kiyonori Ohyu, Yuzuru Ohjil, et al. Radiation hardened micron and submicron MOSFETs containing fluorinated oxides [ J ]. IEEE Transactions on Nuclear Science, 1989, 36(6) : 2116-2123.
  • 8Nadim Haddad, Leonard Rockett, Scott Doyle, et al. Design considerations for next generation radiation hardened SRAMs for space applications[ C]//IEEE Proceedings of Aerospace Conference. UK: Edinburgh, 2005(3) : 1 - 6.
  • 9Shreedhara J K, Bamaby H J, Bhuva B L, et al. Circuit technique for threshold voltage stabilization using substrate bias in total dose environment [J ]. IEEE Transactions on Nuclear Science, 2000, 47(6): 2557-2560.
  • 10Hughes H L, Benedetto J M. Radiation effects and hardeningof MOS technology: devices and circuits[J]. IEEE Transactions on Nuclear Science, 2003, 50 (3) : 500 - 521.

共引文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部