期刊文献+

p沟VDMOS的设计及抗辐照特性研究 被引量:1

Design and Anti-Radiation Research of P-Channel VDMOS
下载PDF
导出
摘要 借助半导体仿真工具Silvaco中所提供的工艺摸拟器(Athena)和器件摸拟器(Atlas),及L-Edit版图设计工具,设计了一款击穿电压高于-90 V、阈值电压为-4 V的p沟VDMOS器件。经实际流片测试,器件的导通电阻小于200 m!,跨导为5 S,栅-源泄漏电流和零栅电压时的漏-源泄漏电流均在纳安量级水平,二极管正向压降约为-1 V。采用2-D器件仿真方法以及相关物理模型对所设计的p沟VDMOS器件的单粒子烧毁(SEB)和单粒子栅击穿(SEGR)效应进行了分析和研究,并通过对所获得的器件样片采用钴-60"射线源进行辐照实验,研究了在一定剂量率、不同总剂量水平条件下辐照对所研制的p沟VDMOS器件相关电学参数的影响情况。 With process simulator (Athena) and device layout editor, one type of p-channel VDMOS was designed, simulator (Atlas) in whose BVDss is higher Silvaco and L-Edit than -90 V, and VCS(th) is -4 V. The test results show that RDS(on) is less than 200 m Ω, gfs is 5 S, IGSS and IDssare all in level of nA and VSD is about -1 V. Utilizing 2-D device simulation method and related simulation models, the single-event burnout (SEB) and single-event gate rupture (SEGR) effects of the designed p-channel VDMOS were analyzed. Through irradiating the device samples using Co-60 7ray source, the irradiation effects on some electrical parameters of the designed p-channel VDMOS with certain dose rate and different dose levels were studied.
出处 《半导体技术》 CAS CSCD 北大核心 2011年第12期905-909,928,共6页 Semiconductor Technology
基金 国家自然科学基金资助项目(60820106001)
关键词 p沟VDMOS 单粒子烧毁 单粒子栅击穿 辐照 线性能量转移 p-channel VDMOS single-event (SEGR) irradiation linear energy transfer (LET) burnout ( SEB ) single-event gate rupture
  • 相关文献

参考文献9

  • 1CARLEY D R, WHEATLEY C F, TITUS J L, et al. Power MOSFETs hardened for single event effects (SEE) in space [C] // Proceedings of RADECS 95 Third European Conference on Radiation and its Effects on Components and Systems. Arcachon, France, 1995: 253 - 257.
  • 2JOHNSON G H, PALAU J M, DACHS C, et al. A review of the techniques used for modeling single-event effects in power MOSFETs [J]. IEEE Trans Nucl Sci, 1996, 43 (2) : 546 -560.
  • 3HOHL J H, JOHNSON G H. Features of the triggering mechanism for single event burnout of power MOSFETs [J]. IEEE Trans Nucl Sci, 1989, 36 (6): 2260 - 2266.
  • 4JOHNSON G H, HOHL J H, SCHRIMPF R D, et al. Simulating single-event burn out of n-channel power MOSFETs [J]. IEEE Trans Electron Devices, 1993, 40 (5): 1001-1008.
  • 5TITUS J L, WHEATLEY C F. Experimental studies of single-event gate rupture and burnout in vertical power MOSFET's [J]. IEEE Trans NuclSci, 1996, 43 (2): 533 - 545.
  • 6International IR Rectifier, IRHM9130, 100V, p- channel, radiation hardened power MOSFET, thru-hole (TO-254AA) [S].
  • 7BALIGA B J. Fundamentals of power semiconductor devices [ M]. New York: Springer Science Business Media, LLC, 2008: 298-517.
  • 8ROUBAUD F, DACHS C, PALAU J M, et al. Experimental and 2D simulation study of the single-event burnout in n-channel power MOSFET's [J]. IEEE Trans NuclSci, 1993, 40 (6): 1952-1958.
  • 9ALLENSPACH M, MOURET I, TITUS J L, et al. Single-event gate-rupture in power MOSFETs: prediction of breakdown biases and evaluation of oxide thickness dependence [J]. IEEE Trans Nucl Sci, 1995, 42 (6): 1922-1927.

同被引文献3

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部