期刊文献+

Investigation and modeling of the avalanche effect in MOSFETs with non-uniform finger spacing

Investigation and modeling of the avalanche effect in MOSFETs with non-uniform finger spacing
原文传递
导出
摘要 This paper investigates the effect of a non-uniform gate-finger spacing layout structure on the avalanche breakdown performance of RF CMOS technology. Compared with a standard multi-finger device with uniform gate-finger spacing, a device with non-uniform gate-finger spacing represents an improvement of 8.5% for the drain-source breakdown voltage (BVds) and of 20% for the thermally-related drain conductance. A novel compact model is proposed to accurately predict the variation of BVds with the total area of devices, which is dependent on the different finger spacing sizes. The model is verified and validated by the excellent match between the measured and simulated avalanche breakdown characteristics for a set of uniform and non-uniform gate-finger spacing arranged nMOSFETs. This paper investigates the effect of a non-uniform gate-finger spacing layout structure on the avalanche breakdown performance of RF CMOS technology. Compared with a standard multi-finger device with uniform gate-finger spacing, a device with non-uniform gate-finger spacing represents an improvement of 8.5% for the drain-source breakdown voltage (BVds) and of 20% for the thermally-related drain conductance. A novel compact model is proposed to accurately predict the variation of BVds with the total area of devices, which is dependent on the different finger spacing sizes. The model is verified and validated by the excellent match between the measured and simulated avalanche breakdown characteristics for a set of uniform and non-uniform gate-finger spacing arranged nMOSFETs.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2011年第12期64-67,共4页 半导体学报(英文版)
基金 Project supported by the State Key Development Program for Basic Research of China(No.2010CB327403)
关键词 NON-UNIFORM gate-finger spacing avalanche breakdown RF CMOS non-uniform gate-finger spacing avalanche breakdown RF CMOS
  • 相关文献

参考文献14

  • 1Yen C, Chuang H. A 0.25-μm 20-dBm 2.4-GHz CMOS power amplifier with an integrated diode linearizer. IEEE Microw Wireless Compon Lett, 2003, 13(2): 45.
  • 2Sowlati T, Leenaerts D M W. A 2.4-GHz 0.18-μm CMOS self- biased cascode power amplifier. IEEE J Solid-State Circuits, 2003, 38(8): 1318.
  • 3Reynaert P, Steyaert M S J. A 2.45-GHz 0.13-μm CMOS PA with parallel amplification. IEEE J Solid-State Circuits, 2007, 42(3): 551.
  • 4Dawn D, Sen P, Sarkar S, et al. 60-GHz integrated transmitter development in 90-nm CMOS. IEEE Trans Microw Theory Tech, 2009, 57(10): 2354.
  • 5Apostolidou M, Heijden M P, Leenaerts D M W, et al. A 65 nm CMOS 30 dBm class-E RF power amplifier with 60% PAE and 40% PAE at 16 dB back-off. IEEE J Solid-State Circuits, 2009, 47(5): 1372.
  • 6Parker A E, Rathmell J G. Electrothermal gate channel breakdown model for prediction of power and efficiency in FET amplifiers. IEEE Microw Sym Dig, 2009:881.
  • 7Wang G, Qin C, Jiang N, et al. Boosting up performance of power SiGe HBTs using advanced layout concept. IEEE Proc Topical Meeting on Silicon Monolithic Integrated Circuit in RF Systems, 2004:135.
  • 8Morse A W. Thermally balanced power transistor. USA Patent, No.6534857, 2003.
  • 9Gao J. RF and microwave modeling and measurement techniques for field effect transistors. Raleigh, NC: SciTech Publishing, Inc, 2010.
  • 10Kwon I, Je M, Lee K, et al. A simple and analytical parameter extraction method of a microwave MOSFET. IEEE Trans Microw Theory Tech, 2002, 50(6): 1503.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部