期刊文献+

A novel 2-T structure memory device using a Si nanodot for embedded application

A novel 2-T structure memory device using a Si nanodot for embedded application
原文传递
导出
摘要 Performance and reliability ofa 2 transistor Si nanocrystal nonvolatile memory (NVM) are investigated. A good performance of the memory cell has been achieved, including a fast program/erase (P/E) speed under low voltages, an excellent data retention (maintaining for 10 years) and good endurance with a less threshold voltage shift of less than 10% after 104 P/E cycles. The data show that the device has strong potential for future embedded NVM applications. Performance and reliability ofa 2 transistor Si nanocrystal nonvolatile memory (NVM) are investigated. A good performance of the memory cell has been achieved, including a fast program/erase (P/E) speed under low voltages, an excellent data retention (maintaining for 10 years) and good endurance with a less threshold voltage shift of less than 10% after 104 P/E cycles. The data show that the device has strong potential for future embedded NVM applications.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2011年第12期86-90,共5页 半导体学报(英文版)
基金 Project supported by the State Key Development Program for Basic Research of China(Nos.2010CB934200 2011CBA00602) the National Natural Science Foundation of China(No.60825403) the National Key Project(Nos.2009ZX-02302-004,2009ZX-02302-005-1) the National Hi-Tech Research and Development Program of China(No.2008AA031403) the Director's Fund of IMECAS
关键词 nonvolatile memory nanocrystal RELIABILITY nonvolatile memory nanocrystal reliability
  • 相关文献

参考文献17

  • 1Ielmini D, Spinelli A S, Lacaita A L, et al. Statistical modeling of reliability and scaling projections for flash memories. IEDM Tech Dig, 2001:703.
  • 2White M H, Adams D A, Bu J. On the go with SONOS. IEEE Circuits and Devices Magazine, 2000, 16:22.
  • 3Van Duuren M, van Schaijk R, Slotboom M, et al. Performance and reliability of 2-transistor FN/FN flash arrays with hafnium based high-k inter-poly dielectrics for embedded NVM. IEEE NVSMW, 2006:48.
  • 4Tiwari S, Rana F, Hanafi H, et al. A silicon nanocrystals based memory. Appl Phys Lett, 1996, 10:1377.
  • 5Kang S, Yater J, Hong C, et al. Si nanocrystal split gate technology optimization for high performance and reliable embedded microcontroller applications. NVSMW/ICMTD Joint, 2008:59.
  • 6Choi S, Choi H, Kim T, et al. High density silicon nanocrystal embedded in SiN prepared by low energy (< 500 eV) SiH4 plasma immersion ion implantation for non-volatile memory applications. IEEE IEDM Tech Dig, 2005:166.
  • 7Muralidhar R, Steimle R E, Saddr M, et al. A 6 V embedded 90 nm silicon nanocrystal nonvolatile memory. IEDM Tech Dig, 2003:601.
  • 8Yater J A, Kirichenko T, Prinz E J, et al. 90 nm split-gate nanocrystal non-volatile memory with reduced threshold voltage. IEEE NVSMW, 2006:60.
  • 9Tao G, Scarpa A, van Dijk K, et al. Device architecture and reliability aspects of a novel 1.22μm2 EEPROM cell in 0.18 μm node for embedded applications. Microelectron Eng, 2004, 72: 415.
  • 10Lee H M, Woo S T, Chen H M, et al. True logic single poly flash memory technology. NVSMW, 2006:15.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部