期刊文献+

A transformer-loaded receiver front end for 2.4 GHz WLAN in 0.13μm CMOS technology

A transformer-loaded receiver front end for 2.4 GHz WLAN in 0.13μm CMOS technology
原文传递
导出
摘要 A 2.4 GHz radio frequency receiver front end with an on-chip transformer compliant with IEEE 802.11b/g standards is presented. Based on zero-IF receiver architecture, the front end comprises a variable gain common-source low noise amplifier with an on-chip transformer as its load and a high linear quadrature folded Gilbert mixer. As the load of the LNA, the on-chip transformer is optimized for lowest resistive loss and highest power gain. The whole front end draws 21 mA from 1.2 V supply, and the measured results show a double side band noise figure of 3.75 dB, -31 dBm IIP3 with 44 dB conversion gain at maximum gain setting. Implemented in 0.13 μm CMOS technology, it occupies a 0.612 mm^2 die size. A 2.4 GHz radio frequency receiver front end with an on-chip transformer compliant with IEEE 802.11b/g standards is presented. Based on zero-IF receiver architecture, the front end comprises a variable gain common-source low noise amplifier with an on-chip transformer as its load and a high linear quadrature folded Gilbert mixer. As the load of the LNA, the on-chip transformer is optimized for lowest resistive loss and highest power gain. The whole front end draws 21 mA from 1.2 V supply, and the measured results show a double side band noise figure of 3.75 dB, -31 dBm IIP3 with 44 dB conversion gain at maximum gain setting. Implemented in 0.13 μm CMOS technology, it occupies a 0.612 mm^2 die size.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2011年第12期101-106,共6页 半导体学报(英文版)
关键词 ZERO-IF direct-down-conversion WLAN CMOS RF on-chip transformer zero-IF direct-down-conversion WLAN CMOS RF on-chip transformer
  • 相关文献

参考文献12

  • 1Peng M, Lin M, Shi Y. A 2.4 GHz front-end with on-chip balun in a 0.13 μm CMOS technology. ICSICT, 2010.
  • 2Cassan D J, Long J R. A I-V transformer-feedback low-noise amplifier for 5-GHz wireless LAN in 0.18 μm CMOS. IEEE J Solid-State Circuits, 2003, 38(3): 427.
  • 3Chi Baoyong, Yu Zhiping, Shi Bingxue. Analysis and design of CMOS RF integrated circuits. Beijing: Tsinghua University Press, 2006 (in Chinese).
  • 4Kim S, Lee K, Lee J. An optimized design of distributed active transformer. IEEE Trans Microw Theory Tech, 2005, 53(1 ): 380.
  • 5Carrara F, Italia A, Ragonese E. Design methodology for the opti- mization of transformer-loaded RF circuits. IEEE Trans Circuits Syst, 2006, 53(4): 761.
  • 6Lee T H. The design of CMOS radio-frequency integrated circuits. Cambridge University Press, 1998.
  • 7Johns D, Martin K. Analog integrated circuit design. New York: John Wiley and Sons, 1997.
  • 8Klumperink E A M, Louwsma S M, Wienk G J M. A CMOS switched transconductor mixer. IEEE J Solid-State Circuits, 2004, 39(8): 1231.
  • 9Lin M. Research on low noise, high linearity RE front end circuit design with CMOS technology. Beijing: Tsinghua University, 2004.
  • 10Bevin G P, Rajarshi M, Laskar J. A low-power fully monolithic subthreshold CMOS receiver with integrated LO generation for 2.4 GHz wireless PAN applications. IEEE J Solid-State Circuits, 2008, 43(10): 2229.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部