期刊文献+

通用Toffoli可逆门的固定故障测试

Fault Testing for Universal Toffoli Reversible Gates
下载PDF
导出
摘要 可逆电路技术在低功耗芯片和量子通信中广泛使用。目前,大部分学者着重研究可逆电路的合成,对电路的故障测试却很少问津,但是可逆电路的测试在应用中却十分重要。文中构造了一种四输入通用Toffoli门(universal toffoli gate,UTG)用来检测电路故障,这个门可以实现所有基本的布尔逻辑。UTG门可以检测到所有的单一固定故障并且能够获得一个最小测试向量集。使用该文提出的UTG门可实现所有复杂的可逆电路并且能够测试所有单一固定故障。实验结果表明,与其他测试方法相比,使用UTG门的量子消耗和测试向量都是之和是最小的。 Techniques of reversible circuits can be used in low-power microchips and quantum communications.Current most works focuses on synthesis of reversible circuits but seldom for fault testing which is sure to be an important step in any robust implementation.In this paper,we propose a universal Toffoli gate(UTG) with four inputs which can realize all basic Boolean functions.The all single stuck-at faults are analyzed and a test-set with minimum test vectors is given.Using the proposed UTG,it is easy to implement a complex reversible circuit and test all stuck-at faults of the circuit.The experiments show that reversible circuits constructed by the UTGs have less quantum cost and test vectors compared to other works.
出处 《电子质量》 2011年第12期57-61,共5页 Electronics Quality
关键词 Toffoli门 固定故障测试 可逆电路 Toffoli gate stuck-at faults reversible circuit
  • 相关文献

参考文献12

  • 1LANDAUER R.Irreversibility and heat generation in the computing process[J].IBM J.of R&D,1961,5:183-191.
  • 2ZILIC Z,RADECKA K,KAZAMIPHUR A.Reversible Cir- cuit Technology Mapping from Non-reversible Specifica- tions[J].2007:1-6.
  • 3GUPTA P,AGRAWAL A,JHA N K.An algorithm for syn- thesis of reversible logic circuits [J].IEEE Trans.on CAD, 2006,25 (11):2317-2330.
  • 4WILLE R,DRECHSLER R.BDD-based Synthesis of Re- versible Logic for Large Functions[J].DAC,2009:270-275.
  • 5PANG Y,LIN J Z,SULTANA S,et al.A Novel Method of Synthesizing Reversible Logic [C]. IEEE International Sy- mposium on Circuits and Systems,2011,in press.
  • 6PATEL K N,HAYES J P,MARKOV I L.Fault Testing for Reversible Logic Circuits[J].Proc.of VTS,2003:410-416.
  • 7HAYES J P,POLIAN I,BECKER B.Testing for Miss- ing-Gate Faults in Reversible Circuits[A].Proc.Asian Test Symposium[C].china:Taiwan,2004.
  • 8BUBNA M,GOYAL N,SENGUPTA I.A DFT Methodology for Detecting Bridging Faults in Reversible Logic Circuits [C].Proc.of IEEE Tencon,Taipei,2007.
  • 9Navid Farazmand,Masoud Zamani,Mehdi B.Tahoori.On- line Fault Testing of Reversible Logic Using Dual Rail Coding [C].IEEE 16th International On-Line Testing Symposium,Corfu,2010:204-205.
  • 10VASUDEVAN D P, LALA P K,PARKERSON J P.A nov- el scheme for on-line testable reversible logic circuit de- sign [C].Proc.of the 13th Asian Test Symposium,2004: 325-330.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部