期刊文献+

一种利用夹层Ta难熔金属提高NiSi薄膜热稳定性的新方法 被引量:1

A Thin Tantalum Interlayer on the Thermal Stability and Electrical of NiSi Film
下载PDF
导出
摘要 本文首次给出了一种具有规律性的能用来提高镍硅化物热稳定性的方法.依据此方法,首次摸索出在Ni中掺入夹层金属Ta来提高NiSi硅化物的热稳定性.Ni/Ta/Ni/Si样品经600~800℃快速热退火后,薄层电阻率保持较小值,约2Ω/□.XRD衍射分析结果表明,在600~800℃快速热退火温度下形成的Ni(Ta)Si薄膜中只存在低阻NiSi相,而没有高阻NiSi2相生成,从而将NiSi薄膜的低阻温度窗口的上限从700℃提高到800℃,使形成高阻NiSi2相的最低温度提高到850℃.AES俄歇能谱,RBS卢瑟福背散射和AFM原子力显微镜分析表明,夹层金属层Ta在镍硅化反应中向表面移动,其峰值距离薄膜顶层2nm左右,在阻止氧原子参与镍硅化反应中起到很好的屏蔽层作用.Ni(Ta)Si薄膜中Ta与Ni的原子比约为2.1∶98,硅化物薄膜界面平整,均方根粗糙度仅为1.11nm.研制的高压Ni(Ta)Si/Si肖特基硅器件在650~800℃温度跨度范围内保留了与NiSi/Si肖特基相近的整流特性,因此Ni(Ta)Si硅化物在深亚微米集成电路制造中是一种令人满意的互连和接触材料. A novel method with the property of law was for the first time put forward to improve the thermal stability of NiSi film.According to the way,adding a thin Tantalum interlayer within the nickel film was first reported to effectively improve the thermal stability of nickel monosilicide.After rapid thermal annealing(RTA) at temperatures ranging from 600℃ to 800℃,the sheet resistance of formed Ni(Ta)Si samples was about 2Ω/□,and its value is also lower than that of nickel monosilicide without the interlayer.X-ray diffraction(XRD),AES,RBS and AFM results both reveal that NiSi phase exists in these samples,but the high resistance NiSi2 phase does not exist because tantalum interlayer as the diffusion barrier for oxygen element moved to the top of the thin film after rapid thermal annealing.Fabricated Ni(Ta)Si/Si Schottky barrier diodes with the guard ring structure displayed good quality,with the barrier height being located generally about 0.64 eV and the ideality factor approaching unity.Therefore,It shows that Ni(Ta)Si is a satisfactory local connection and contact material.
出处 《电子学报》 EI CAS CSCD 北大核心 2011年第11期2502-2506,共5页 Acta Electronica Sinica
基金 中国博士后科学基金(No.20100481102)
关键词 镍硅化物 快速热退火 X射线衍射分析 俄歇能谱分析 卢瑟福背散射 原子力显微镜 nickel silicide rapid thermal annealing(RTA) X-ray diffraction(XRD) auger electron spectroscopy(AES) rutherford backscattering spectrometry(RBS) atomic force microscopy(AFM)
  • 相关文献

参考文献12

二级参考文献51

  • 1张慧,张利春,高玉芝,金海岩.深槽Ni(Pt)Si/Si肖特基二极管特性研究[J].固体电子学研究与进展,2005,25(2):167-171. 被引量:2
  • 2Chin P, Zukowski C A, Gristede G D, et al. Characterization of logic circuit techniques and optimization for high-leakage CMOS technologies[J]. The VLSI Journal, 2005,38 ( 3 ) : 491 - 504.
  • 3Kao J T, Chandrakasan P. Dual-threshold voltage techniques for low-power digital circuits[J].IEEE Journal of solid-state Circuits,2000,35(7) : 1009 - 1018.
  • 4Liu Z, Kursun V. Leakage Biased PMOS Sleep Switch Dynamic Circuits[ J]. IEEE transactions on Circuits and Systems. 2006,53(10) :1093 - 1097.
  • 5Khandelwal V, Srivastava A. Leakage control through free-grained placement and sizing of sleep transistors [ J ]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2004,28(7) : 1246 - 1255.
  • 6Yu Cao. Predictive Technology Model ( PTM ) [ J/OL ]. http://www. eas. asu. edu/-ptm.
  • 7Lee C M, Szeto E W. Zipper CMOS[J]. IEEE Circuits & Devices, 1986,2(3) : 10 - 13.
  • 8Lu F, Samueli H.A 200 MHz CMOS pipelined multiplier-accumulator using a quasi-domino dynamic full-adder cell design[J].IEEE Journal of Solid-State Circuits, 1993,28 (2): 123 - 132.
  • 9Bohr M T. Nanolechnology goals and challenges for electronic applications[J].IEEEE Trans on Nanotechnology, 2002, 1 ( 1 ) : 56 - 62.
  • 10Guo B Z, Gong N,Wang J H. Designing Leakage-Tolerant and Noise-Immune Enhanced Low Power Wide OR Dominos in Sub-70nm CMOS Technologies[J].Chinese Journal of semiconductors, 2006,5 (5) : 804 - 811.

共引文献16

同被引文献6

  • 1Kim J,Roh T M,Kim S G,Song D W,Koo J G,Cho K I,Ma D S. High-voltage power integrated circuit technology using SOI for driving plasma display panels[J]. IEEE. Transactions on Electron Devices, 2001,28 (1) : 1256 - 1259.
  • 2Sun W F,Shi L X,Sun Z L,Yi Y B,Li H S,I_u S L.High volt- age power IC technology with nVDMOS RESURF pLDMOS,and novel level-shift circuit for PDP scan-driver IC[ J]. 1FEE "liansac- fions on Electron Devices,2006,53(4):891 -896.
  • 3Theolier L, Mahfoz-kotb K I, Morancho F, Assie-Souleille S, Mauran N. A new junction termination using a deep trench filled with BenzoCycloButene[ J ]. IEEE Electron Device Let- ters, 2009,30(6 ) : 687 - 689.
  • 4Sun J M, Jiang F, Guan L P, Xiong Z B, Yah G Z, Sin J K O. A new isolation technology for automotive power-integrated- circuit appficationE J]. IEEE Transactions on Electron Devices, 2009,56(9) :2144 - 2149.
  • 5Sun WF,Yi Y B,Li H S,Shi L X.A novel latch-up protection for bulk-silicon scan driver ICs of shadow-mask plasma-display panel [ J]. 1EEE Electron Device Letters,2007,28(12) : 1135 - 1137.
  • 6李小明,庄奕琪,张丽,辛维平.Cost-Effective VDMOS and Compatible Process for PDP Scan-Driver IC[J].Journal of Semiconductors,2007,28(11):1679-1684. 被引量:2

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部