期刊文献+

一种1kb相变存储芯片的设计 被引量:1

Design of a 1 kb Phase Change Memory Chip
下载PDF
导出
摘要 以中科院上海微系统与信息技术研究所自主研发的相变存储器工艺为基础,开发了一款容量为1kb、可应用于射频标签(RFID)的嵌入式相变存储芯片。该芯片以1T1R为基本单元结构,采用箝位读出方式以及电流镜式写驱动电路,成功实现了相变存储器的读写功能。测试结果显示,该芯片可重复擦写次数达到107次,在80℃条件下数据保持力达到10年,圆片(wafer)成品率达到99.9%。 A 1-kb phase change memory chip(PCRAM) was fabricated using phase change memory process developed by SIMIT,which could be used as embedded memory for RFID.The PCRAM cell was based on 1T1R structure.A clamp reading drive and a current mirror writing drive were designed to realize load/store function of PCRAM.Test results showed that the proposed PCRAM chip had an endurance up to 107,and its data retention could be extrapolated to 10 years at 80 ℃.The wafer yield was up to 99.9%.
出处 《微电子学》 CAS CSCD 北大核心 2011年第6期844-847,851,共5页 Microelectronics
基金 国家集成电路重大专项(2009ZX02023-003) 国家重点基础研究发展计划基金资助项目(2007CB935400 2010CB934300) 上海市科委资助项目(09QH1402600 1052nm07000) 2010年度中科院科技创新与社会实践专项资助
关键词 存储器 相变存储器 相变存储芯片 Memory PCRAM Phase change memory chip
  • 相关文献

参考文献1

二级参考文献16

  • 1Ovshinsky S R 1968 Phys. Rev. Lett. 21 1450
  • 2Feinleib J et al 1971 Appl. Phys. Lett. 186 254
  • 3Lai S and Lowrey T 2001 Electron Devices Meeting IEDM Teeh. Dig. (Washington, DC, USA) p 3651
  • 4Tom S 2005 Non-Volatile Memory Technology Symposium (Dallas, Texas, USA 7- 10 November 2005) p 97
  • 5Bedeschi F et al 2004 Syrup. VLSI Technology Digest of Technical (Honolulu, USA 17-19 June 2004) p442
  • 6Hwang Y Net al 2003 Syrup. VLSI Technology Digest of Technical (Honolulu, USA 10-12 June 2003) p17
  • 7Liu B and Feng G M 2007 Chin. Phys. Lett. 24 262
  • 8Xu C et al 2008 Appl. Phys. Lett. 92 062103
  • 9Liu B et al 2005 Thin Solid Films 478 49
  • 10Feng G M et al 2008 Chin. Phys. Lett. 25 2289

共引文献1

同被引文献68

  • 1刘金垒,李琼.新型非易失相变存储器PCM应用研究[J].计算机研究与发展,2012,49(S1):90-93. 被引量:5
  • 2邓志欣,甘学温.相变存储器简介与展望[J].中国集成电路,2005,14(4):48-51. 被引量:4
  • 3Konstantinou], Tsoumakos D. Mytilinis I. et al. DBalancer: Distributed load balancing for NoSQL data-stores[C]//Proc of the 2013 ACM SIGMOD Int Conf on Management of Data. New York: ACM. 2013:1037-1040.
  • 4PlattnerH,ZeierA.内存数据管理[M].SAP译.2版.北京:清华大学出版社,2012.
  • 5Raoux S. Burr G W. Breitwisch M J. et al. Phase-change random access memory: A scalable technology[J]. IBM Journal of Research and Development (lBMRD). 2008. 52 (4/5): 465-480.
  • 6Burr G W. Kurdi B N. et al. Overview of candidate device technologies for storage-class memory[J]. IBM J ournal of Research and Development. 2008. 52(4/5): 449-464.
  • 7Lai S. Current status of the phase change memory and its future[C]//Proc of the IEEE Int Electron Devices Meeting (IEDM2003). Piscataway. NJ: IEEE. 2003: 10.1.1-10.1.4.
  • 8Freitas R. Storage class memory: Technology, systems and applications COL].[2014-10-08]. http://www. hotchips. org /wp-content /uploads /hcarchives /hc22 /HC22. 22. 160- Freitas-Storage-Class- Memory. pdf.
  • 9Qureshi M K. Srinivasan V. Rivers J A. Scalable high performance main memory system using phase-change memory technology[C]//Proc of the 36th Annual ACM Int Symp on Computer Architecture. New York: ACM. 2009: 24-33.
  • 10Lee E, Jang J. Bahn H. DTFS: Exploiting the similarity of data versions to design a write-efficient file system in phase?change memory[C]//Proc of the 29th Annual ACM Symp on Applied Computing. New York: ACM, 2014: 1535-1540.

引证文献1

二级引证文献28

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部