期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一种改进的对抗软错误电路结构设计 被引量：2

Design of EDAC Circuit Structure Depending on Clock Edge
下载PDF
导出
摘要 给出了一种改进的基于时钟沿的自我检测和纠正的电路结构,以纠正由单粒子翻转(SEU)引起的数据错误。简单概述了已有的检测和纠正SEU的电路结构,并在该电路的基础上提出了改进的电路结构,以实现对触发器以及SRAM等存储器的实时监控,并可以及时纠正其由于SEU引起的数据错误。采用内建命令进行错误注入模拟单粒子翻转对电路的影响。改进的电路与原来的电路相比,以微小的面积和较少的资源换取更高的纠错率。 An improved EDAC circuit structure depending on clock edge is presented to correct the error caused by SEU.The existing EDAC circuit structure is briefly outlined.An improved circuit structure is proposed on the basis of this circuit to implement the real-time monitoring of FF,SRAM and other memorizers,and correct the data errors caused by SEU on time.The built-in instruction is adopted to conduct the fault inject for simulating the effect of SEU on the circuit.The improved circuit achieved equal correction rate at the cost of smaller area and fewer resources,compared with the original circuit.
作者 聂永峰 于东英 曾泽嵘 甘智勇 陈梦远
机构地区 电子科技大学
出处 《现代电子技术》 2011年第24期184-187,共4页 Modern Electronics Technique
关键词 SEU 检测和纠正 时钟沿 FPGA 触发器 SEU EDAC clock edge FPGA FF
分类号 TN710-34 [电子电信—电路与系统]
  • 相关文献

参考文献2

二级参考文献15

  • 1阮宜武.汉明码检验系统的电路实现[J].网络安全技术与应用,2005(8):53-55. 被引量：2
  • 2阎华,范宇.差错控制编码技术应用研究[J].航空兵器,2005,12(4):30-34. 被引量：4
  • 3甘家宝.汉明码校验原理解析[J].微型电脑应用,2007,23(1):58-60. 被引量：11
  • 4Gracia J, Baraza J C, Git D, et al. Comparison and application of different VHDL-based fault injection techniques [ A]. Proceedings of 2001 IEEE Intemational Symposium on Defect and Fault Tolerance in VLSI System [ C ]. San Francisco, CA,USA ,2001:233 -241.
  • 5Baraza J C, Gracia J, Gil D, et al. Improvement of fault injection techniques based on VHDL code modification[ A]. 2005 Tenth IEEE International, High-Level Design Validation and Test Workshop[ C]. 2005 : 19 - 26.
  • 6Jenn E, Arlat J, Rimen M, et al. Fault injection into VHDL models : the MEFISTO tool [ A ]. Twenty-Fourth International Symposium on Fault-Tolerant Computing [ C ]. Austin, TX, USA : IEEE, 1994:66 - 75.
  • 7Baraza J C, Gracia J, Gil D, et al. A Prototype of a VHDL- based fault injection tool[ A]. Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems [ C ]. Yamanashi, Japan,2000 : 396 - 404.
  • 8Baraza J C ,Gracia J,Blanc S,et al. Enhancement of fault injection techniques based on the modification of VHDL code [J ]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008,16 ( 6 ) : 693 - 706.
  • 9Leveugle R. Fault injection in VHDL descriptions and emulation[ A ]. Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems [ C ]. Yamanashi ,Japan ,2000:414 - 419.
  • 10Leveugle R, Hadjiat K. Optimized generation of VHDL mutants for injection of transition errors[ A]. Proceedings of the 13^th Symposium on Integrated Circuits and Systems Design [ C ]. IEEE Computer Society, Washington, DC, USA, 2000 : 243 - 248.

共引文献6

同被引文献16

  • 1丁义刚.空间辐射环境单粒子效应研究[J].航天器环境工程,2007,24(5):283-290. 被引量：39
  • 2Eric Johnson, Michael Wirthlin, Michael Caffrey. Single-Event Upset Simulation on an FPGA [ C ]//Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms ( ERSA), CSREA Press ,June 2002,68-73.
  • 3Azalnbuja J R,Sousa F,Rosa L,et al. Evaluating Large Grain TMRand Selective Partial Reconfiguration for Soft Error Mitigation in SRAM-Based FPGAs [ C ]//On -Line Testing Symposium, 2009. IOLTS 2009.15th IEEE International ,24-26 June 2009,101 -106.
  • 4Rollins N,Wirthlin M, Caffrey M, et al. Evaluating TMR Techniques in the Presence of Single Event Upsets[ C]//Preedings of the 6th Annual International Conference on Military and Aerospace Programmable Logic Devices ( MAPLD ). Washington, D. C. : NASA Office of Logic Design, AIAA, September 2003:63.
  • 5Carl Carmichael. Triple Module Redundancy Design Techniques for Virtex FPGAs[ R]. Technical report, Xilinx Corporation, November 1,2001. XAPPI97 ( vl. 0).
  • 6Jos Rodrigo Azambuja, Fernando Sousa, Lucas Rosa, et al. Evaluating Large Grain TMR and Selective Partial Reconfiguration for Soft Error Mitigation in SRAM-Based FPGAs[ C ]//Proceedings of IEEE International On-Line Testing Symposium. Sesimbra- Lisbon, Portugal : IEEE Press ,2009,101 - 106.
  • 7Gracia J, Baraza J C, Gil D, et al. Comparison and Application of Different VHDL-Based Fault Injection Techniques [ C ]// Proceedings of IEEE Intemational Symposium on Defect and Fault Tolerance in VLSI Systems,2001,233-241.
  • 8Air Traffic Organization. Handbook for the Selection and Evaluation of Microprocessors for Airborne Systems, DOT/FAA/AR- 11/2. NextGen & Operations Planning Office of Research and Technology Development, Washington, DC 20591, February. 2011.
  • 9Paul E Dodd, Lloyd W Massengill. Basic Mechanisms and Modeling of Single-Event Upset in Digital Microelectronics [ J ]. IEEE Transactions on Nuclear Science,2003,50(3 ) :583-599.
  • 10Kastensmidt F L, Neuberger G, Hentschke R F, et al. Designing Fault-Tolerant Techniques for SRAM-Based FPGAs [ J ]. IEEE Design and Test of Computers,2004,21 ( 6 ) : 552-562.

引证文献2

二级引证文献3

现代电子技术
2011年 第24期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部