期刊文献+

在线动态可重构SoPC系统设计与实现 被引量:1

On-Line Dynamic Reconfigurable SoPC System Design and Implementation
下载PDF
导出
摘要 针对SoPC系统远程实时更新的实际需要,设计并实现了一种基于Virtex-ⅡPro XC2VP30平台的在线动态可重构SoPC系统。该系统应用IRL设计理念和局部动态重构技术,利用Xilinx公司的ISE8.2、EDK8.2、PlanAhead10.1和SystemGen-erator10.1等开发工具,对算术运算和音频处理模块进行局部动态重构和远程实时更新。经实验结果表明,该系统能够通过局部动态重构技术使电路重构的时间缩短到1s左右,还能够完成配置文件的远程在线实时更新,适用于地理位置较偏远、对安全性要求较高的场合。 In view of actual requirement of SoPC reconfigurable SoPC system based on the Virtex-Ⅱ system updating remotely in real time, an on-line dynamic Pro XC2VP30 was designed and implemented. The system applies IRL design methodology and partial dynamic reconfigurabte technology, partially reconfigures and updates arithmetic operation and audio processing modules remotely in real time, with ISE8.2, EDK8.2, PlanAheadl0.1 and SystemGeneratorl0.1 of Xilinx Inc. The result shows that this system which is suitable for the remote location or the situation requiring for higher security, can shorten the reconfiguration time to 1 s by implementing partial dynamic reconfigurable technology, and update configuration files on-line remotely in real time.
出处 《电子器件》 CAS 2011年第6期695-699,共5页 Chinese Journal of Electron Devices
关键词 SoPC(System on a PROGRAMMABLE Chip) 远程实时更新 IRL(Internet RECONFIGURABLE Logic) 局部动态重构 SoPC (System on a Programmable Chip) updating remotely in real time IRL (Internet ReconfigurableLogic) partial dynamic reconfiguration
  • 相关文献

参考文献8

  • 1覃祥菊,朱明程,张太镒,魏忠义.FPGA动态可重构技术原理及实现方法分析[J].电子器件,2004,27(2):277-282. 被引量:44
  • 2Estrin G, Bussell B, Turn R, et al. Parallel Processing in a Restrncturable Computer System [ J ]. IEEE Trans. Electronic Computers, 1963, (12) :747-755.
  • 3Architeeting Systems for Upgradability with IRL ( Internet Reconfigurable Logic) [ EB/OL ], xapp412 ( vl. 0 ), Xilinx Inc. June 29,2001 ,http://www. xilinx, com.
  • 4Miguel L Silva, Joao Canas Ferreira. Support for Partial Run-Time Reconfiguration of Platform FPGAs [ J ]. Journal of Systems Architecuture, 2006 : 709 -726.
  • 5李鹏飞,唐祯安,王开宇,巢明,曲贺.基于FPGA动态自重构的嵌入式系统设计[J].中国集成电路,2009,18(6):44-48. 被引量:3
  • 6System ACE CompactFlash Solution [ EB/OL ], DS080 ( v2.0 ), Xilinx Inc. October 1,2008, http ://www. xilinx, com.
  • 7Embedded System Tools Reference Manual [ EB/OL ], Embedded Development Kit, EDK 10.1, Xilinx Inc. January 14,2008, http :// www. xilinx, com.
  • 8OS and Libraries Document Collection [ EB/OL], EDK 10. 1, Xilinx Inc. January 14,2008, http ://www. xilinx, com.

二级参考文献20

  • 1黄俊,朱明程.局部动态重构在SOPC中的应用[J].深圳大学学报(理工版),2006,23(4):351-355. 被引量:5
  • 2J u rgen Becker,Adam Donlin,Michael H u bner:New tool support and architectures in adaptive reconfigurable computing.VLSI-SoC 2007:134-139
  • 3Xilinx,Inc. UG254:EDK BFM Simulation.v1.0,July 18th,2006.
  • 4Xilinx,Inc." PlanAhead Software as a Platform for Partial Reconfiguration".Cell Journal,Fourth Quarter 2005.
  • 5Rolf Enzler The Current Status of Recongurable Computing[R].Swiss Federal Institute of Technology Electronics Laboratory.
  • 6Patrick Lysaght,Jon Stockwood.A Simulation Tool for Dynamically Reconfigarable FPGA[M].
  • 7Ye A,Shenoy N,Hauck S,Banerjee P.A Compiler for a processor with a RFU[C].In:Proc.Int.Conf.Computer-Aided Design,San Jose,CA,Nov.1999.
  • 8Govindarajan S,Ouaiss I,Kaul M,Srinivasan V.An effective design approach for dynamically reconfigurable architectures[C].In:Proc.Symp.FCCM'9),Napa,CA,Apr.1998.
  • 9Scheduling for dynamically reconfigurable FPGAs[C].In:Proc.Int.Workshop Logic and Architecture Synthesis,Grenoble,France,Dec.1995:328-336.
  • 10GajjalaPurna K M and Bhatia D.Temporal partitioning and scheduling for reconfigurable computing[C].In:Proc.IEEE Symp.FPGAs for Custom Computing Machines,1998:329-330.

共引文献45

同被引文献6

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部