期刊文献+

一种分析缓存优化下mesh延时与吞吐量性能的数学方法

A mathematical method for analyzing the latency and throughput of mesh with buffer optimization
下载PDF
导出
摘要 片上网络被广泛讨论用于解决大规模片上系统的互连问题。为了满足一定的应用,分析片上网络的性能是必需的。对片上网络的性能分析需要高效而精确的数学分析方法,从而弥补利用系统仿真进行性能分析的低效率。因此本文针对缓存优化下单虚通道的mesh结构提出了一种基于概率分析的数学方法来求其在XY路由下的平均延时及最大吞吐量性能,最后利用系统仿真验证了此方法的准确性。 Network-on-Chip (NoC) is widely discussed to solve the interconneeuon prom^m u s ~ To meet a certain application, performance analyses of NoC are necessary. It needs an efficient and accurate method to analyze the performance because of the inefficiency of system simulations. Thus this paper proposes a probability analysis based mathematical method for mesh with buffer optimization and single virtual channel, it computes the average latency and the maximum throughput of mesh with XY routing, and the accuracy of the method is proved by system simulations in the end.
出处 《电路与系统学报》 CSCD 北大核心 2011年第6期1-5,12,共6页 Journal of Circuits and Systems
基金 国家重点基础研究发展计划(2007CB310701) 国家高技术研究发展计划(2009AA011205)
关键词 MESH 缓存优化 XY路由 平均延时 最大吞吐量 mesh buffer optimization XY routing average latency maximum throughput
  • 相关文献

参考文献6

  • 1DALLY W J, TOWLES B. Route Packets, Not Wires: On-Chip Interconnection Networks [A]. proceedings of the 38th Design Automation Conference [C]. 2001.
  • 2SALEH R. An approach that will NoC your SoCs off! [J]. IEEE Design & Test of computers, 2005, 22(5): 488.
  • 3FOROUTAN S, THONNART Y, HERSEMEULE R, et al. An Analytical Method for Evaluating Network-on-Chip Performance [A] proceedings of the Conference on Design, Automation and Test in Europe [C]. 2010.
  • 4OGRAS U Y, MARCULESCU R. Analytical Router Modeling for Network-on-Chip Performance Analysis [A]. proceedings of the conference on Design, automation and test in Europe [C]. 2007.
  • 5KIASARI A E, RAHMATI D, SARBAZI-AZAD H, HESSABI S. A Markovian Performance Model for Networks-on-Chip [A]. 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing [C]. 2008.
  • 6BAKHOUYA M, SUBOH S, GABER J, EL-GHAZAWI T. Analytical Modeling and Evaluation of On-Chip Interconnects Using Network Calculus [A]. proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip [C]. 2009.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部