期刊文献+

应用于MEMS封装的TSV工艺研究 被引量:10

Research of TSV Technology for MEMS Packaging
下载PDF
导出
摘要 开展了应用于微机电系统(MEMS)封装的硅通孔(TSV)工艺研究,分析了典型TSV的工艺,使用Bosch工艺干法刻蚀形成通孔,气体SF6和气体C4F8的流量分别为450和190 cm3/min,一个刻蚀周期内的刻蚀和保护时长分别为8和3 s;热氧化形成绝缘层;溅射50 nm Ti黏附阻挡层和1μm Cu种子层;使用硫酸铜和甲基磺酸铜体系电镀液电镀填充通孔,比较了双面电镀和自下而上电镀工艺;最终获得了硅片厚度370μm、通孔直径60μm TSV加工工艺。测试结果证明:样品TSV无孔隙;其TSV电阻值小于0.01Ω;样品气密性良好。 The through silicon via (TSV) process used for the micro-electro-mechanical system (MEMS) packaging was researched. The typical TSV process was analyzed and the via hole was formed by dry etching of Bosch process. The flows of SF6 and C4F8 are 450 and 190 cm3/min, and the etching time and protection time are 8 and 3 s during one cycle, respectively. The insulation layer was deposited through the thermal oxidation process, the 50 nm Ti adhesive barrier layer and 1 μm Cu seed layer were sputtered, the via hole was filled through the plating process with the solution of copper sulfate system and methyl sulfonic acid copper system. The two-side plating process and bottom-to-up plating process was compared. Finally, the TSV process for fabri- cating the wafer with 60 μm diameter and 370 μm thick was obtained. The test results show that the TSV samples have no void, the resistance of the TSV is lower than 0. 01 Ω and the samples are hermetic.
出处 《微纳电子技术》 CAS 北大核心 2012年第1期62-67,共6页 Micronanoelectronic Technology
基金 国家高技术研究发展计划(863计划)资助项目(2008AA04Z307)
关键词 硅通孔(TSV) 微机电系统(MEMS)封装 Bosch工艺 刻蚀 电镀 through silicon via (TSV) micro-electric-mechanical system (MEMS) packaging Bosch process etching plating
  • 相关文献

参考文献8

  • 1NASIRI S, LIN S H, SACHS D, et al. Motion processing: the next breakthrough function in handsets [EB/OL]. (2010 - 07 - 01) [-2011 - 08 - 12-]. http: //mobiledevdesign. com/tuto- rials/motion-processing-next-breakthrough-070110/.
  • 2封国强,蔡坚,王水弟.硅通孔互连技术的开发与应用[J].电子与封装,2006,6(11):15-18. 被引量:8
  • 3赵璋,童志义.3D-TSV技术——延续摩尔定律的有效通途[J].电子工业专用设备,2011,40(3):10-16. 被引量:16
  • 4邓丹,吴丰顺,周龙早,刘辉,安兵,吴懿平.3D封装及其最新研究进展[J].微纳电子技术,2010,47(7):443-450. 被引量:20
  • 5GARROU P, BOWER C, RAMM P. Hand book of 3D inte- gration [M]. Weinheim: Wiley-VCH Verlag GmbH & Co KGaA, 2008.. 25-40.
  • 6RODIN A M. High throughput laser interconnect via and di- cing process [EB/OL]. (2007- 10 - 01) [2011 - 08 - 19]. http: //www. emc3d, org/documents/lihrary/marketAna- lysis_ 3D/Xsil_ EMC-3Dfinal. pdf.
  • 7JANG D M, RYU C, LEE K Y, et al. Develop and evaluation of 3-D SiP with vertically interconnected through silicon via (TSV) l-C] //Proceedings of IEEE Electronic Components and Technolo- gy Conference. Reno, NV, USA, 2007: 847-852.
  • 8NGUYEN N T, BOELLAARD E, PHAM N P, et al. Through- wafer copper electroplating for three-dimensional interconnects [J]. Journal of Micromechanics and Microengineering, 2002, 12 (4): 395 - 399.

二级参考文献13

  • 1廖凯.堆叠/3D封装的关键技术之一——硅片减薄[J].中国集成电路,2007,16(5):79-81. 被引量:8
  • 2陆军.3D封装[J].集成电路通讯,2005,23(4):41-47. 被引量:4
  • 3MahadevanIyer.先进封装技术发展趋势.半导体国际,2009,(9):13-17.
  • 4Li Jiang, Yuxi Liu. Modeling TSV Open Defects in 3D-Stacked DRAM[C]. International test conference, 2010 IEEE, Paper 6.1 : 1-9.
  • 5High Density TSV Roadmap[R]. ITRS, 2009 Intercon nect. December 16, 2009.
  • 6Hsinchu, Taiwan. Assembly & Packaging Report More than Moore Initia tive[R]. ITRS, Assembly and Packaging 16 July, 2008.
  • 7SEMIandIngridLee Taipei EstherLam DIGITIMES.半导体封测驱动摩尔定律硅孔L(Tsv)封装为下一个兵家必争之地.SEMI NEWS,2009,(10):19-21.
  • 8赵建忠.解读后摩尔定律探索IC发展方向[N].中国电子报2010-07-28.
  • 9Peter Singer.TSV:准备好量产了吗?[J].集成电路应用,2008,25(5):20-23. 被引量:4
  • 10童志义.后摩尔时代的封装技术[J].电子工业专用设备,2008,37(9):18-25. 被引量:3

共引文献36

同被引文献52

引证文献10

二级引证文献18

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部