期刊文献+

基于系统级封装(SiP)的信息安全芯片集成设计 被引量:7

The Design of Information Security Chips Integration Based on System-in-Package
下载PDF
导出
摘要 为了解决信息安全系统中,逻辑运算芯片与存储器难以实现集成的问题,并更充分地满足信息安全系统高性能、低功耗、高可靠性的要求,本文提出了"基于SiP的信息安全芯片集成"的概念及具体设计方案.根据此方案设计实现了一款集成CPU、Flash存储器、密码算法芯片的小型信息安全系统的SiP成品实例,该成品的功能和性能验证结果均满足系统的目标需求,从而证实了该设计方案的可行性.该方案也符合今后电子技术和信息安全系统的主要发展方向. In this paper,the concept "integration of information security chips based on SiP" is proposed,in order to solve the problem that it's hard to integrate the logic chips or blocks with the memory in security systems,while bringing better performance on high-quality,lower-power consumption and high-reliability.The detailed development flow is expounded,and a product of SiP integrating CPU,Flash memory and cryptographic chip is designed.The function and properties of the SiP product satisfy the requirement,thus certificating the feasibility of this scheme.And the scheme represents the major tendency for the electronic technology and information security system in the future.
作者 冉彤 白国强
出处 《微电子学与计算机》 CSCD 北大核心 2012年第1期10-14,共5页 Microelectronics & Computer
基金 国家自然科学基金项目(61073169)
关键词 系统级封装 信息安全芯片 高密度集成 system in package information security chip high-density integration
  • 相关文献

参考文献5

  • 1汪东.嵌入式存储器面面观[J].今日电子,2005(12):38-42. 被引量:2
  • 2ITRS. The next step in assembly and packaging: system level integration in the package (SIP) [EB/OL]. [2011-04-30]. http://www, itrs. net.
  • 3Miettinen J, Mantysalo M, Kaija K, et al. System de sign issues for 3D system-in-package (SIP) [C]//Elec tronic Components and Technology Conf IEEE. USA.. Florida, 2004: 610-615.
  • 4Mandrekar R, Bharath K, Srinivasan K, et al. System level signal and power integrity analysis methodology for system-in-package applications [C]//Design Automation Conf. San Francisco: ACM/IEEE, 2006:1009 -1012.
  • 5Pulici P, Vanalli G, Dellutri M, et al. Signal integrity flow for system-in-package and pack-age-on-package devices [J]. the IEEE, 2009, 97(1): 84-95.

二级参考文献5

  • 1Erik Jan Marinissen, etc, Challenges in Embedded Memory Design and Test, DATE'05.
  • 2Brian Dipert, Embedded memory: the allpurpose core, http://www. edn. com/archives/1998/ 031398/06cs.pdf
  • 3.[EB/OL].http://www. necel. com/process/eh/edramstructure. html,.
  • 4AshokK.Sharma 曾莹等译.先进半导体存储器-结构、设计与应用[M].北京:电子工业出版社,2005.1..
  • 5Tohru Fmyama, Trends and Challenges of Large Scale Embedded Memories, IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE

共引文献1

同被引文献24

  • 1赵永奎.航空机载电子设备小型化的最新发展动向[J].航空精密制造技术,1992,28(2):15-18. 被引量:1
  • 2汪东.嵌入式存储器面面观[J].今日电子,2005(12):38-42. 被引量:2
  • 3蔡坚,王水弟,贾松良.系统级封装(SiP)集成技术的发展与挑战[J].中国集成电路,2006,15(9):60-63. 被引量:7
  • 4ITRS.The next step in assemble and packing:system level integration in the package (SiP). . 2011
  • 5Torrance R, James D. The state-of-the-Art in IC re- verse engineering[C] // Cryptographic Hardware and Embedded Systems - CHESg. Berlin Heidelberg, Springer, 2009.
  • 6Cioranesco J M, Danger J L, Graba T, et al. Crypto- graphically secure shields [C]// 2014 IEEE Interna- tional Symposium on Hardware-Oriented Security and Trust (HOST). Arlington, VA, USA: IEEE Com- puter Society, 2014: 25-31.
  • 7Shahrjerdi D, Rajendran J, Garg S, et al. Shielding and securing integrated circuits with sensors [C]// Computer-Aided Design (ICCAD), 2014 IEEE/ACM International Conference on. San Jose, CA, USA: IEEE, 2014,170-174.
  • 8Briais, S, Cioranesco, J.-M, Danger, J.-L, et al. Random Active Shield[C] // Fault Diagnosis and Tol- erance in Cryptography (FDTC), 2012 Workshop on. Leuven, Belgium:IEEE, 2012: 103-113.
  • 9Briais S, Caron S, Cioranesco J M, et al. 3D hardware canaries[C]//Cryptographic Hardware and Embedded Systems - CHES 2012. Berlin Heidelberg, Springer, 2012: 1-22.
  • 10王力生,康珊.嵌入式系统的动态功耗管理结构[J].计算机技术与发展,2008,18(8):188-191. 被引量:1

引证文献7

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部