期刊文献+

混合模块TC^2CLA优化设计的结构参数约束

Configuration Parameter Constraints of the Optimizing Design of Hybrid-Modules TC^2CLA
下载PDF
导出
摘要 在顶层进位级联超前进位加法器(TC2 CLA)基本单元及组合方案优化设计的基础上,将微电子技术工艺水平制约下的门电路最大扇入数Nfanin(max)和扇出数Nfanout(max)经分析、归纳转化为混合模块TC2 CLA全面优化设计的结构参数约束.推导出TC2 CLA结构参数组位数jm,模块层数Mj与Nfanin(max)、Nfanout(max)的约束公式,并列出优化分析表.公式和优化表给出了TC2 CLA结构参数(jm、Mj)在全面优化设计中的约束,为混合模块TC2 CLA及优化序列、无等待时间序列的优化设计及操作位的扩展奠定了基础. The maximum fanin number and maximum fanout number Nfanin(max) of gate circuit under the constraint of the microelectronic technological lever were translated into configuration parameter constraints based on the optimizing design of basic circuit unit and combination scenario of TC2CLA by means of analytic and induction inculcation.The constraint formula of these bit number of classes jm,maximum hierarchy number of the module Mj of configuration parameter of TC2CLA and Nfanin(max) Nfanout(max) of gating circuit were deducted.The optimizing parsing table were given at the of the paper.The constraints of configuration parameter(jm、Mj) of TC2CLA were given in the formulae and optimizing table,the foundation for the overall optimal design and expanding operand bit of hybrid-modules TC2CLA and its optimizing sequence without writing time sequence was laid.
出处 《微电子学与计算机》 CSCD 北大核心 2012年第1期47-51,56,共6页 Microelectronics & Computer
基金 国家自然科学基金项目(10926102) 国家重点基础研究发展计划项目(2011CB710605)
关键词 顶层进位级联超前进位加法器 优化设计 结构参数 扇入 扇出 组位数 模块层数 top-level carry cascade carry lookahead adders(TC2CLA) optimizing design configuration parameter fanin fanout bit number of classes maximum hierarchy number of module
  • 相关文献

参考文献8

  • 1Huong Yen-Mou, Kuo James B. A high-speed conditional carry select(CCS)adder circuit with a Successively incremented carry number block(SICNB) structure for low-voltage VLSI implementation[J]. IEEE Transactions on Circuits and systems, 2000,47 (10) : 1074-1079.
  • 2Knowles S. A family of adders[C]//Proc. 14eh IEEE Symp. On Computer Arithmetic. Adelaide, Australia, 1999 : 277-284.
  • 3Wang 12. A 1.25GHz 32bit tree-structured carry lookahead adder[C]//IEEE Intl. Synop. On Circuits and Systems. Sydney, Australia, 2001(4) : 80-83.
  • 4Wang Yuke, Pai C, Song Xiaoyu. The design of hybrid carry-lookahead/carry-select adders [ J ]. IEEE Transactions on Circuits and systems, 2002,49 (1): 16- 24.
  • 5王礼平,王观凤.顶层进位级联CLA的算法与设计规则[J].华中科技大学学报(自然科学版),2004,32(7):88-91. 被引量:6
  • 6王元媛,王礼平.TC^2CLA的混合模块延迟公式及优化序列[J].微电子学与计算机,2008,25(11):64-67. 被引量:2
  • 7王礼平,王观凤.超前进位加法器的延迟时间公式与优化设计[J].武汉理工大学学报(交通科学与工程版),2004,28(4):585-588. 被引量:6
  • 8WakerlyJF.数字设计原理与实践[M].3版.林生,金就林,译.北京:机械工业出版社,2003:64-127.

二级参考文献13

  • 1王礼平,王观凤.顶层进位级联CLA的算法与设计规则[J].华中科技大学学报(自然科学版),2004,32(7):88-91. 被引量:6
  • 2王礼平,王观凤.超前进位加法器基本单元电路及其组合方案的优化设计[J].中南民族大学学报(自然科学版),2004,23(2):41-45. 被引量:5
  • 3Wang Chuachin, Huang Chenjung, Tai Kunchu.A 1.0-GHz 0.6?m 8-bit carry lookahead adder using PLA-styled all-n-transister logic.IEEE Transactions on Circuits and Systems, 2000, 47(2):133~135
  • 4薛宏熙,边计年,苏明. 数字系统设计自动化. 北京:清华大学出版社,1996.144-147
  • 5Huang Yen- Mou, Kuo James B. A high- speed conditional carry select(CCS)adder circuit with a successively incremented carry number block(SICNB) structure for low- voltage VLSI implementation [ J ]. IEEE Transactions on Circuits and Systems, 2000,47(10):1074- 1079.
  • 6Knowles S. A family of adders[ C]//Proc. 14eh IEEE Syrup. On Computer Arithmetic. Adelaide, Australia, 1999: 277 - 284.
  • 7Wang C. A 1.25GHz 32 bit tree-structured carry lookahead adder[C]//IEEE Intl. Syrup. On Circuits and Systems. Sydney, Australia,2001,4:80 - 83.
  • 8Wang Yuke, Pai C, Song Xiaoyu. The design of hybrid carrylookahead /carryselect adders[J ]. IEEE Transactions on Circuits and systems, 2002,49(1) :16- 24.
  • 9(美)Kinin s.可编程逻辑系统的VHDL设计技术.朱明程,孙普译.南京:东南大学出版社,2000.
  • 10刘宝琴,张芳兰,田浩编译.ALTERA可编程逻辑器件及其应用.北京:清华大学出版社,1995.

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部