期刊文献+

USB2.0主控器软硬件协同仿真系统设计

SW/HW co-simulation system for USB2.0 master controller
下载PDF
导出
摘要 为了能够充分、快速验证USB 2.0主控器的功能,设计了一个软硬件协同仿真平台。其中,CPU模型部分采用一种高效的SystemC模型,而不使用基于指令集的复杂CPU模型。测试用例采用抽象层次更高的C语言编写,通过调用仿真平台对外提供的API完成激励生成与响应检查。结果表明,该方式能够有效降低对仿真资源的占用,减少仿真时间;同时使软件人员能在IP的硬件验证阶段就能完成软件的设计测试工作,缩短软硬件接口整合时间,加快开发进度。 A SW/HW co-simulation platform was designed for the sufficient and rapid verification of USB2.0 master controller. In this platform, an efficient SystemC model is adopted for CPU model instead of the instruction set based complex CPU model. Test cases are writen with the higher abstraction level C language, which performs the stimulus generation and response checking through calling the API provided by the simulation platform. The simulation result shows that this method can effectively reduce the occupation of simulation resource and the simulation time. Meanwhile, it enables the software designers to fulfil the software debugging in hardware verification phase, so as to shorten the integration time of hardware and software interfaces, and speed up the development of the project.
出处 《现代电子技术》 2012年第2期160-162,共3页 Modern Electronics Technique
关键词 软硬协同 联合仿真引擎 CPU模型 通用串行总线 主控器 片上系统 SW/HW cooperation co-simulation engine CPU model USB master controller SoC
  • 相关文献

参考文献10

  • 1GHENASSIA Fran. Transaction-level modeling with Sys- temC.. TLM concepts and applications for embedded sys- tems [M]. New York: Springer, 2005.
  • 2朱明,边计年,薛宏熙.软硬件协同验证系统平台间通讯设计[J].计算机工程与应用,2003,39(27):122-124. 被引量:4
  • 3BERGERON J. Writing testbenches., functional verification of HDL models [M]. 2nd ed. New York: Springer, 2003.
  • 4Intel. USB2. 0 transceiver macrocell interface (UTMI) specification, version 1.05 [M]. USA: Intel, 2001.
  • 5Synopsys Inc. DesignWare USB verification IP databook, version 8.20a [M]. USA.. Synopsys Inc. , 2010.
  • 6Compaq Microsoft National Conductor. Open host controller interface speeification for USB [M]. USA: Compaq Mi- crosoft National Conductor, 1999.
  • 7Intel. Enhanced host controller interface specification for universal serial bus, revision 1.0 [M]. USA.. Intel, 2002.
  • 8Intel. Universal serial bus specification revision 2.0 [M]. USA: Intel, 2000.
  • 9Cadence Inc. Incisive simulation acceleration deployment [M]. [S. 1.]: Cadence Inc. , 2003.
  • 10[美]AXEI.SONJan.USB大全[M].陈逸,译.北京:中国电力出版社,2001.

二级参考文献7

  • 1Xun Yang,Hongxi Xue,Jinian Bian.The Integration of Simulation and Emulation for SOC HW/SW Coverification[C].In:Proceedings of Third International Conference on Computer Aided Industrial Design and Conceptual Design, HongGong, 2000: 533-537.
  • 2Yang Xun,Zhu Ming,Xue Hongxi et al.A Platform for System-on- achip Design Prototyping.ASICON 2001 ,Shanghai.
  • 3Altera Corporation.Altera Configuring APEX 2Ok,FLEX 10k & FLEX 6000 Devices.http ://www.altera.com.
  • 4Craig Peacock.Interfacing the Standard Parallel Port.http://www.senet. com.au/-epeacock.
  • 5Peter H Anderson.Use of a PC Printer Port for Control and Data Acquisition.the Technology Interface,Fall 1996.
  • 6Jan Axelson.Jan's Parallel Port FAQ.http://www.lvr.com.
  • 7Synopsys Inc.CoWare.System C Specification Version 2.0.2001.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部