期刊文献+

延迟驱动的FPGA高扇出信号线快速布线算法

A Fast Timing-driven Routing Algorithm for FPGA High Fan-out Net
下载PDF
导出
摘要 采用基本的延迟驱动Pathfinder布线器对FPGA高扇出信号进行布线,大部分时间会用于初始化寻路的优先级队列,而初始化工作主要是将已得到的布线树中的布线资源结点插入优先级队列。但是分析发现,并非所有被插入的资源结点对布线都是有帮助的。因此提出了一种基于树剪枝的优先级队列初始化算法,这种算法对已有的布线树中的资源点进行筛选后再插入优先级队列。实验结果显示该算法能够取得5.23倍的队列初始化时间加速,在不损失算法结果质量的情况下获得1.55倍的布线加速。 For base timing-driven PathFinder router,it is found that the High-Fan-Out-Net routing spends around half of the time to insert the previous routed routing tree into routing resource node priority queue,but not all the nodes inserted are useful.In light of this finding,we proposed a pruning tree based priority queue initialization algorithm by just inserting the routing resource node which shares the same direction with next routing sink.For the High-Fan-out Net benchmark,results show our algorithm can shorten the initialization time by 5.23 times,and achieve 1.55 times speedup with almost the same quality of result.
作者 陈迅 张民选
出处 《国防科技大学学报》 EI CAS CSCD 北大核心 2011年第6期61-65,共5页 Journal of National University of Defense Technology
基金 国家"核高基"重大专项"超高性能CPU新型架构研究"资助项目(2011ZX01028-001-001)
关键词 现场可编程逻辑阵列 布线算法 高扇出信号 树剪枝 延迟驱动 FPGA(Field Programmable Gate Array) routing algorithm high-fan-out net pruning tree timing-driven
  • 相关文献

参考文献12

  • 1Bian H M, Ling A C, Choong A, et al. Towards Scalable Placement for FPGAs [ C ]//Proceedings of 2010 International Symposium on Field Programmable Gate Arrays, Monterey, California: ACM, 2010:147 - 156.
  • 2Ludwin A, Betz V, Padalia K. Highquality, Deterministic Parallel Placement for FPGAs on Commodity Hardware [ C ]// Proceedings of 2008 International ACM/SIGDA Symposium on Field Programmable Gate Arrays, Monterey, California: ACM, 2008:14 -23.
  • 3Choong A, Beidas R, Zhu J W. Parallelizing Simulated Annealing-based Placement Using GPGPU [ C ]//2010 International Conference on Field Programmable Loglc and Applications, Milano, Italy: IEEE,2010:31 -34.
  • 4Wang C, Lemieux G. Scalable and Deterministic Timing- driven Parallel Placement for FPGAs [ C ]//Proceedings of2011 International ACM/SIGDA Symposium on Field Programmable Gate Arrays, Monterey, California: ACM, 2011:153 - 162.
  • 5Gort M, Anderson J H. Deterministic Multi-core Parallel Routing for FPGAs [ C]//Prooecding of 2010 International Conference on Field-Programmable Technology, Beijing: IEEE, 2010:78 - 86.
  • 6Chan P K, et al. Distributed-memory Parallel Routing for Field-prngrammable Gate Arrays [ J ]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000, 19(8) :850 -862.
  • 7Chan P K, Schlag M D F. Acceleration of an FPGA Router [ C ]//Proceeding of the 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines Napa Valley: ACM, 1997 : 175 - 181.
  • 8Ebeling C, McMurchie L, Hanck S A, et al. Placement and Routing Tools for the Triptych FPGA [ J]. IEEE Transactions on Very Large Scale Integration Systems, 1995, 3 (4):473 - 482.
  • 9Betz V, Rose J. VPR: A New Packing, Placement and Routing Tool for FPGA Research [ C]//Prooeedings of the 7th International Workshop on Field Programmable Logic and Applications, Lndon:Spfinger-Verlag, 1997:213-222.
  • 10Betz V. Architecture and CAD for the Speed and Area Optimization d FPGAs [D]. Townto:University On Toronto, 1998:229.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部