期刊文献+

RAID6编码的扩展算法及性能研究 被引量:1

Code Shortening and Performance Analysis for RAID6 Codes
下载PDF
导出
摘要 RAID6编码根据其码字结构可以分为水平码和垂直码两大类.RAID6水平码可以很容易的扩展至任意码长,而RAID6垂直码通常具有码长的限制.本文提出一种针对RAID6垂直码的码长扩展算法,该算法通过校验块变更的方法,可以将RAID6垂直码扩展至任意码长.该算法可以保持RAID6垂直码的MDS特性.本文研究了RAID6编码的扩展算法在应用于各种RAID6编码时对其性能的影响,揭示出RAID6编码在进行扩展时的性能变化规律. There are generally two categories of RAID6 codes in their code structures,horizontal codes and vertical codes. Horizontal codes are very easy to be extended to an arbitrary length, while the lengths of vertical codes are usually restricted. We propose a novel and efficient code shortening algorithm for vertical codes, by which the length of a vertical code can be extended to an arbitrary given one. The shortening algorithm maintains the MDS (Maximum Distance Separable) property of the vertical codes. In the context of our shortening algorithm for vertical codes, we conduct an perfomaance analysis on the representative vertical and horizontal RAID6 codes at all code lengths, and reveal the impacts of the code shortening algorithms on the performance of the RAID6 codes in various performance metrics.
出处 《电子学报》 EI CAS CSCD 北大核心 2012年第1期173-178,共6页 Acta Electronica Sinica
基金 国家973重点基础研究发展规划(No.2011CB302301) 国家863高技术研究发展计划(No.2009AA01A401,No.2009AA01A402) 国家自然科学基金(No.61025008,No.60933002,No.60873028) 教育部创新团队项目(No.IRT0725)
关键词 独立冗余磁盘阵列级别6(RAID6)编码 水平码 垂直码 码长扩展 性能分析 redundant array of independent disk 6(RAID6) codes horizontal codes vertical codes code shortening perfor-mance analysis
  • 相关文献

参考文献8

  • 1冯丹,张江陵.适用于磁盘阵列的纠双错码分析[J].电子学报,1998,26(5):93-86. 被引量:3
  • 2J Plank, J Luo, et al.A performance evaluation and examination of open-source erasure coding libraries for storage[A]. Proc of FAST' 09[ C]. San Francisco, CA, 2009.253 - 265.
  • 3M Blaum, R Roth. On lowest density MDS codes [J]. IEEE Transactions on Information Theory, 1999,45 ( 1 ) : 46 - 59.
  • 4P Corbett. Row-Diagonal parity for double disk failure correc- tion[A] .Proc of FAST'04[ C] .San Jose, CA,2004.1 - 14.
  • 5L Xu, et al. X-Code: MDS array codes with optimal encoding [J]. IEEE Transactions on Information Theory, 1999,45( 1 ): 272 - 276.
  • 6J Plank. The RAID-6 liberation codes[ A ]. Proc of FAST' 08 [C] .San Jose,CA,2008.97 - 110.
  • 7C Jin, H Jiang, D Feng, L Tian. P-Code: A new RAft)-6 code with optimal properties [ A ]. Proc of ICS' 09 [ C ]. New York, NY, 2009. 360 - 369.
  • 8M Holland, G Gibson. Parity declustering for continuous opera- tion in redundant disk arrays[A]. Proc of ASPLOS' 92[C]. Boston, MA, 1992.23 - 35.

共引文献2

同被引文献9

  • 1Gal E, TOLEDO S. Algorithms and data structures for flash memories[ J ]. ACM Computing Surveys 37,2005,37 (2) : 138 - 163.
  • 2K Greenan, D D E Long,E L Miller, T Schwarz, A Wildani. Building flexible, fault-tolerant flash-based storage systems [ A] .Proc Fifth Workshop Hot Topics in System Dependability (HotDep '09) [ C]. Estoril, Portugal:IEEE Press, 2009. 165 - 179.
  • 3KADAV A, BALAKRISHNAN, M PRABHAKARAN, MALKHI D.Differeraial RAID: RAID for SSD reliability[A].Proceedings of the Workshop on Hot Topics in Storage and File Systems (HotStomge'09) [C]. Big Sky, Montana: IEEE. Press, 2309.55-59.
  • 4Y Lee,S Jung,Y H Song.FRA:A flash-aware redundancy ar- my of flash storage devices [ A ]. Proc Seventh IEEE/ACM Conf Hardware/Software Code sign and System Synthesis (CODES + ISSS ' 09) [ C]. Grenoble, France: IEEE Press, 2009. 163 - 172.
  • 5S Im,D Shin.Flash-aware RAID techniques for dependable and high-performance flash memory SSD [ J]. IEEE, Tram Comput, 2011,60(1) :80 - 92.
  • 6N Agrawal, V Prabhakaran, T Wobber, J D Davis,M Manasse, R Panigrahy.Design Tradeoffs for SSD Performance[ A] .Proc of USENIX Technical Conference[ C]. Boston, MA, US: IEEF. Press, 2008.57 - 70.
  • 7T Chung,D Park, S Park,D Lee,S Lee,H Song.System soft- ware for flash memory: a survey[ A ]. Procof ICEUC' 06[ C ]. Seoul: Springer Berlin Heidelberg, 2006.394 - 404.
  • 8R F Freitas, W W Wilcke. "Storage-class memory: The next storage system technology[ J]. IBM J. Research and Develop- ment,2008,52(4) :439 - 447.
  • 9Gupta,A Kim,Y Urgaonkar B.DFTL:A flash translation lay- er employing demand-based selective caching of page-level address mappings [ J]. ACM SIGPLAN Notices,2009,44(3) : 229 - 240.

引证文献1

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部