期刊文献+

低功耗低相位噪声4.8GHz CMOS压控振荡器芯片设计 被引量:1

Design of a 4.8-GHz low power dissipation and low phase noise CMOS VCO
下载PDF
导出
摘要 采用TSMC0.181μm RFCMOS工艺设计并实现了一个应用于无线传感器网络射频前端频率综合器的低功耗、低相位噪声4.8GHz电感电容压控振荡器。此振荡器的核心电路采用电流源偏置的互补差分负阻结构,降低了电路对电源电压变化的灵敏度和功耗。电感电容谐振腔采用了降低相位噪声的设计方法。在不恶化相位噪声性能的前提下,核心电路还采用3比特的开关电容阵列提高了振荡器的频率调谐范围。测试结果表明,在电源电压为1.8V时,此振荡器的频率调谐范围可达20%,可有效克服因电源波动、工艺角偏差以及温度变化等而引起的偏差;振荡频率为4.8GHz时,频偏为3MHz处的相位噪声为-121.68dBc/Hz。芯片带焊盘面积为700μm×900μm。核心电路仅消耗1.5mA电流。 A 4.8-GHz low power dissipation and low phase noise LC vohage-controlled oscillator (VCO) for wireless sensor networks was designed and implemented based on the TSMC 0.18μm RF CMOS process. The complementary differential negative resistance LC oscillator structure was adopted to achieve the low power dissipation. The core circuit was biased by current to reduce the sensitivity to power supply and to further decrease the power dissipation. The LC tank was carefully designed to lower the phase noise. A 3-bit switch capacitor array was adopted to provide a large tuning range without worsening the phase noise performance. The VCO was tested under a supply voltage of 1. 8V and the results demonstrated that its whole tuning range achieved 20%, and the offset due to the variations of power supply, process corner and temperature was perfectly compensated. The phase noise of -121.68 dBc/Hz was obtained at 3 MHz offset with the carrier of 4.8GHz. The chip area is 700μm × 900μm with pads and the operating current of the core circuit is only 1.5mA. Key words: voltage-controlled oscillator (VCO), low power dissipation, low phase noise, LC tank design, wireless sensor networks (WSN)
出处 《高技术通讯》 CAS CSCD 北大核心 2011年第12期1285-1290,共6页 Chinese High Technology Letters
基金 863计划(2007AA0122a7)资助项目.
关键词 压控振荡器(VCO) 低功耗 低相位噪声 谐振腔设计 无线传感器网络(WSN) voltage-controlled oscillator (VCO), low power dissipation, low phase noise, LC tank design,wireless sensor networks (WSN)
  • 相关文献

参考文献17

  • 1Eken Y A, Uyemura J P. Muhiple-GHz ring and LC VCOs in 0. 18 /spl mu/m CMOS. In: Proceedings of IEEE Radio Frequency Integrated Circuits Symposium, Fort Worth, USA, 2004. 475-478.
  • 2Cho Y H, Chang F C, Lei M F, et al. A Low noise bulk- coupled colpitts CMOS quadrature VCO. In: Proceedings of Asia-Pacific Microwave Conference, Yokohama, Japan, 2006. 997-1000.
  • 3Chen H M, Jhuang Y D, Lin J C, et al. A 5.6GHz bal- anced colpitts Qvco with back-gate coupling technique. In: Proceedings of IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2007, Taiwan, China, 2007. 965-967.
  • 4Zafar S, Awan M, Zulkifli T Z A. 5-GHz low-phase noise quadrature VCO in 0. 131~m RF CMOS process technolo- gy. In: Proceedings of IEEE 10th Annual Wireless and Microwave Technology Conference, Clearwater, Fin- Land, 2009. 1-4.
  • 5Hegazi E, Rael J, Abidi A. The Designer' s Guide to High Purity Oscillators. Dordrecht: Kluwer Academic Publishers, 2005. 85-89.
  • 6Leeson D B. A simple model of feedback oscillator noises spectrum. Proceedings of lEEE,1966, 54:329-330.
  • 7Rael J J, Abidi, A A. Physical processes of phase noise in differential LC oscillators. In: Proceedings of IEEE 2000 Custom Integrated Circuits Conference, Orlando, USA, 2000. 569-572.
  • 8Samori C, Lacaita A L, Zanchi A, et al. Impact of indi- rect stability on phase noise performance of fully-integrat- ed LC tuned VCOs. In: Proceedings of European Solid- State Circuits Conference, Duisburg, Germany, 1999. 202 -205.
  • 9Sjoland H. Improved switched tuning of differential CMOS VCOs. IEEE Transactions on Circuits and Systems H, 2002, 49(5) :352-355.
  • 10Wang B, Hellums J R, Sodini C G. MOSFET thermal noise modeling for analog integrated circuits. IEEE Jour- nal of Solid-State Circuits, 1994, 29 (7) : 833-835.

同被引文献11

  • 1BEVILACQUA A, ANDREANI P. An Analysis of 1If Noise to Phase Noise Conversion in CMOS Harmonic Oscillators[ J] IEEE Trans. Circuits Syst. I,Reg. Papers,2012,59 (5) :938-945.
  • 2HONG G P, LEE S G. Gm-Boosted Differential Drain-to-Source Feedback Colpitts CMOS VCO [ J ]. IEEE Trans. Microw Theory Tech,2011 (59) : 1811-1821.
  • 3VERCESI V,FANORI L,BERAARDINIS de F,et al. A dither-less all digital PLL for cellular transmitters[ J]. IEEE J. Solid-State Circuits, 2012,47 (8) : 1908-1920.
  • 4LIU Wei, LI Wei, REN Peng, et al. A PVT tolerant 10 to 500 MHz all-digital phase-locked loop with coupled TDC and DCO[J]. IEEE J. Solid-State Circuits,2010,45(2) :313-321.
  • 5DENG Wei, OKADA K, MATSUZAWA A. Class-C VCO With Amplitude Feedback Loop for Robust Start-Up and En- hanced Oscillation Swing[ J:. IEEE J. Solid-State Circuits,2013,48 (2) :429440.
  • 6LIANGGE X,LINDFORS S,STADIUS K,et al. A 2.4 GHz Low-Power All-Digital Phase Locked-Loop[J]. IEEE J. Sol- id-State Circuits,2010,45 (8) : 1513-1521.
  • 7伍翠萍,何波,于奇,陈达.一种低电压低功耗的环形压控振荡器设计[J].微电子学与计算机,2008,25(5):69-72. 被引量:13
  • 8蔡志民,陈莹梅,李智群,章丽,李伟.GPS射频接收芯片中低功耗压控振荡器的设计[J].微电子学,2009,39(6):790-792. 被引量:3
  • 9胡锦,刘清波,刘观承,黑花阁.一种低压低功耗的环形压控振荡器设计[J].宇航计测技术,2010,30(3):53-56. 被引量:2
  • 10尹飞,郭仲杰,季轻舟,耿增建.一种低功耗高线性度全差分式压控振荡器的设计[J].科学技术与工程,2010,10(19):4789-4792. 被引量:1

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部