期刊文献+

异质栅全耗尽应变硅金属氧化物半导体模型化研究 被引量:3

Study of modeling for hetero-materiel gate fully depleted SSDOI MOSFET
原文传递
导出
摘要 为了进一步提高小尺寸金属氧化物半导体(MOSFET)的性能,在应变硅器件的基础上,提出了一种新型的异质栅MOSFEET器件结构.通过求解二维Poisson方程,结合应变硅技术的物理原理,建立了表面势、表面电场以及阈值电压的物理模型,研究了栅金属长度、功函数以及双轴应变对其的影响.通过仿真软件ISE TCAD进行模拟仿真,模型计算与数值模拟的结果基本符合.研究表明:与传统器件相比,本文提出的异质栅应变硅新器件结构的载流子输运效率进一步提高,可以很好地抑制小尺寸器件的短沟道效应、漏极感应势垒降低效应和热载流子效应,使器件性能得到了很大的提升. In this paper,we propose a new device structure called HMG SSDOI(hetero-materiel gate strained Si directly on insulator),which combines the advantages of strained-silicon and hetero-material gate technology.By solving 2D Poisson's equation,we present models of the surface potential,surface electric field and threshold voltage for the new structure.These models take into account the effects of the gate length,the work function and the energy band.ISE TCAD is also used to simulate the performance of new device structure. The comparison results of model calculation and mathematic simulation show that the new structure of HMG SSDOI can enhance the carrier transport efficiency and suppress short channel effect,drain induction barrier lower and hot carrier effect,which improves device performance greatly.
出处 《物理学报》 SCIE EI CAS CSCD 北大核心 2012年第1期416-421,共6页 Acta Physica Sinica
基金 国家自然科学基金(批准号:60976068 60936005) 教育部科技创新工程重大项目培育基金(批准号:708083)资助的课题~~
关键词 应变硅 异质栅 阈值电压 解析模型 strained Si hetero-material gate threshold voltage analytical model
  • 相关文献

参考文献2

二级参考文献16

共引文献18

同被引文献51

  • 1Moutanabbir O, Hahnel A, Reiche M, et al. Strain Nano-Engineering: SSOI as a Playground [ J ]. ECS Transactions, 2011,35 (5) :43 - 50.
  • 2Thompson S E, Guangyu S, C Youn Sung, et al. Uni- axial-process-induced strained-Si: extending the CMOSroadmap [ J]. Electron Devices, IEEE Transactions on, 2006,53 (5) : 1010 - 1020.
  • 3Chidambaram P R, Smith B A, Hall L H, et al. 35 drive current improvement from recessed - SiGe drain extensions on 37 nm gate length PMOS[C]. In:VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on. 2004.
  • 4Kah - Wee A, W Hoong - Shing, Balasubramanian N, et al. Enhanced performance in strained n-FET with double-recessed Si: C source/drain and lattice-mis- matched SiGe strain-transfer structure (STS) [ C ]. In: Semiconductor Device Research Symposium, 2007 In- ternational. 2007.
  • 5Morin P, Ortolland C, Mastromatteo E, et al. Mecha- nisms of stress generation within a polysilicon gate for nMOSFET performance enhancement [ J ]. Materials Science and Engineering B-Solid State Materials for Ad- vanced Technology, 2006,135 ( 3 ) : 215 - 219.
  • 6Pidin S, Mori T, Inoue K, et al. A novel strain en- hanced CMOS architecture using selectively deposited high tensile and high compressive silicon nitride films [ C]. In: Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International. 2004.
  • 7Fenouillet-Beranger C, Perreau P, Weber O, et al. En- hancement of devices performance of hybrid FDSOI/ bulk technology by using UTBOX sSOI substrates[ C]. In:VLSI Technology (VLSIT) , 2012 Symposium on. 2012. IEEE.
  • 8Yoshimi M, Cayrefourcq I, Mazur6 C. Strained-SOl (sSOI) technology for high-performance CMOSFETs in 45nm-or-below technology node [ C ]. In: Solid-State and Integrated Circuit Technology, 2006. ICSICTO6. 8th International Conference on. 2006. IEEE.
  • 9Allibert F, Cheng K, Vinet M, et al. Evaluation of sSOI wafers for 22nm node and beyond [ C ]. In: SOl Conference (SO1), 2012 IEEE International. 2012. IEEE.
  • 10Schwarzenbaeh W, Daval N, Kerdiles S, et al. Strained silicon on insulator substrates for fully depleted applica- tion[ C ]. In : IC Design & Technology ( ICICDT), 2012 IEEE International Conference on. 2012. IEEE.

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部