期刊文献+

三维集成电路工作热载荷工况的有限元仿真 被引量:3

Finite Element Simulation for 3D-IC of Working Process under Thermal Loads
下载PDF
导出
摘要 建立了三维集成电路过孔互连结构的有限元数值模拟分析模型,对芯片内部存在极小热源时极易出现的畸形网格问题给出了解决办法,该方法能很好的处理三维集成电路中尺度不成比例结构的网格划分问题。针对工作过程中的散热问题,进行了热耦合分析。计算结果表明,由芯片到底面的热通路为散热的主要通道。为防止局部过热,应该把发热功率大的器件放在三维集成电路的下层芯片的器件层。仔铜基片所受应力较大,仔铜基片与铜柱接触面的边角处有应力集中,容易发生开裂失效。 3D finite element numerical simulation models were established for Cu via structures of 3D integrated circuits.A real solution was given for abnormal mesh problems when heat sources existing in inter-wafers,which could be applied to solve the mesh problems of disproportionate structures for 3D IC.Based on the heat dissipation of working process,the temperature field and the thermal induced stresses of 3D IC structures were obtained.The numerical results indicate that the heat path from chip to the bottom surface is the main way for the heat dissipation.To avoid local overheating,the large power devices should be put on the lower levels.The stresses are larger in the Cu seed pads,the stress concentration occurs in the interface between the Si and the Cu vias,which is easier to crack.
出处 《系统仿真学报》 CAS CSCD 北大核心 2012年第2期289-292,共4页 Journal of System Simulation
基金 国家自然科学基金重点项目(90607003)
关键词 3D 热应力 温度场 有限元 3D thermal stresses temperature field finite element mesh
  • 相关文献

参考文献16

  • 1朱国良,张鹤鸣,胡辉勇,李发宁,舒斌.三维CMOS集成电路技术研究[J].电子科技,2004,17(7):21-26. 被引量:3
  • 2李文石,钱敏,黄秋萍.三维微电子学综述[J].微电子学,2004,34(3):227-230. 被引量:7
  • 3孙炳华,孙海燕,孙玲.集成电路引线框架的热性能分析[J].南通大学学报(自然科学版),2006,5(4):57-59. 被引量:3
  • 4Li J, Miyashita H. Post-Placement Thermal Via Planning for 3D Integrated Circuit [C]//Proc. IEEE Int. Circuits and Systems, 2006. USA: IEEE, 2006:808-811.
  • 5Ankur J, Robert E J, Huang Z H, et al. Thermal Modeling and Design of 3D Integrated Circuits [C]//Proc. IEEE Int. 2008: Thormal and Thermomechanical Phenomena in Electronic Systems. USA: IEEE, 2008: 1139-1145.
  • 6杨邦朝,熊流锋,杜晓松,蒋明.集成电路封装的三维热模拟与分析 [J].功能材料,2002,33(1):67-69. 被引量:7
  • 7王建冈,阮新波.倒装芯片集成电力电子模块的热设计[J].微电子学,2009,39(4):465-469. 被引量:3
  • 8Leduca P, Crecy F, Fayolle M, et al. Challenges for 3D IC Integration: Bonding Quality and Thermal Management [C]//IEEE Int. International Interconnect Technology Conference. USA: IEEE, 2007:210-212.
  • 9Zhang J, Bloomfield M O, Lu J Q, et al. Thermal Stresses in 3D IC Inter-Wafer Intercormects [J]. Micrtx~lectronic Engineering (S0167-9317), 2005, 82(3-4): 534-547.
  • 10Hsieh M C, Hsu Y Y, Chang C L. Thermal Stress Analysis of Cu/Low-k Interconnects in 3D-IC Structures [C]//Proc. IEEE Int. Microsystems, Packaging, Assembly Conference, Taiwan, China. USA: IEEE, 2006: 1-4.

二级参考文献68

共引文献39

同被引文献24

引证文献3

二级引证文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部