A 1500 mA,10 MHz on-time controlled buck converter with ripple compensation and efficiency optimization
A 1500 mA,10 MHz on-time controlled buck converter with ripple compensation and efficiency optimization
摘要
A 1500 mA,10 MHz self-adaptive on-time (SOT) controlled buck DC-DC converter is presented. Both a low-cost ripple compensation scheme (RCS) and a self-adaptive on-time generator (SAOTG) are proposed to solve the system stability and frequency variation problem. Meanwhile a self-adaptive power transistor sizing (SAPTS) technique is used to optimize the efficiency especially with a heavy load. The circuit is implemented in a 2P4M 0.35μm CMOS process. A small external inductor of 0.47 μH and a capacitor of 4.7 μF are used to lower the cost of the converter and keep the output ripple to less than 10 mV. The measurement results show that the overshoot of the load transient response is 8 mV @ 200 mA step and the dynamic voltage scaling (DVS) performance is a rise of 16/zs/V and a fall of 20 μs/V. With a SAPTS technique and PFM control, the efficiency is maintained at more than 81% for a load range of 20 to 1500 mA and the peak efficiency reaches 88.43%.
A 1500 mA,10 MHz self-adaptive on-time (SOT) controlled buck DC-DC converter is presented. Both a low-cost ripple compensation scheme (RCS) and a self-adaptive on-time generator (SAOTG) are proposed to solve the system stability and frequency variation problem. Meanwhile a self-adaptive power transistor sizing (SAPTS) technique is used to optimize the efficiency especially with a heavy load. The circuit is implemented in a 2P4M 0.35μm CMOS process. A small external inductor of 0.47 μH and a capacitor of 4.7 μF are used to lower the cost of the converter and keep the output ripple to less than 10 mV. The measurement results show that the overshoot of the load transient response is 8 mV @ 200 mA step and the dynamic voltage scaling (DVS) performance is a rise of 16/zs/V and a fall of 20 μs/V. With a SAPTS technique and PFM control, the efficiency is maintained at more than 81% for a load range of 20 to 1500 mA and the peak efficiency reaches 88.43%.
作者
虞佳乐
吕旦竹
洪志良
Yu Jiale;LüDanzhu;Hong Zhiliang(State Key Laboratory of ASIC&System Fudan University,Shanghai 201203,China)
参考文献8
-
1Zheng C, Ma D. A 10 MHz 92.1%-efficiency green-mode auto- matic reconfigurable switching converter with adaptively com- pensated single-bound hysteresis control. ISSCC, 2010:204.
-
2Huang H, Chen C, Chen K. Adaptive window control tech- nique for hysteresis DC-DC buck converters with improved light and heavy load performance. IEEE Trans Power Electron, 2009, 24(6): 1607.
-
3Maity A, Patra A, Yamamura N, et al. Design of a 20 MHz DC-DC buck converter with 84 percent efficiency for portable applications. IEEE VLSI Design, January 2011: 316.
-
4Hannon J, O'Sullivan D. Design and optimization of a high cur- rent, high frequency monolithic buck converter. IEEE APEC, Feb 2008:1472.
-
5Redl R, Sun J. Ripple-based control of switching regulators--an overview. IEEE Trans Power Electron. 2009. 24(12): 2669.
-
6Kursun V, Narendra S G. Low-voltage-swing monolithic DC-DC conversion. IEEE Trans Circuits Syst II, 2004, 51 (5): 241.
-
7Chang C. Combined lossless current sensing for current mode control. IEEE APEC, Sep 2004:404 8.
-
8MHz PWM 400 mA buck regulator with hyperlight load. MIC23030 Datasheet, Micrel Inc.
-
1刘海南,周玉梅.基于DVS的动态电压转换器设计[J].电子器件,2004,27(3):440-442.
-
2邱天爽,王宏禹.自适应时间延迟估计的原理和应用:第六讲 时间延迟估计的应用[J].电子与仪表,1995(6):35-39.
-
3Heinrich Hillmayr.德州仪器:最小化芯片级功耗[J].通信世界,2008(36):28-28.
-
4方文郁,刘凤霞.基于神经网络的宽带ATM网的自适应和最优化控制[J].电讯技术,1997,37(3):45-49.
-
5邱天爽,王宏禹.自适应时间延迟估计的原理和应用:第三讲 低信噪比下的自适应时延估计[J].电子与仪表,1995(3):38-41.
-
6邱天爽,王宏禹.自适应时间延迟估计的原理和应用:第五讲 多途多源自适应时延估计[J].电子与仪表,1995(5):39-43.
-
7邱天爽,王宏禹.加窗LMS-ML自适应时间延迟估计[J].大连理工大学学报,1994,34(4):470-476. 被引量:6
-
8帅伟,郭爱云.具有语音功能的电机调速系统设计[J].南通职业大学学报,2014,28(1):89-92.
-
9戴晓艳,叶家金,邱天爽.自适应时间延迟估计方法的改进[J].大连铁道学院学报,1999,20(1):50-52.
-
10孙永梅,邱天爽.脉冲噪声环境下的自适应时间延迟估计新方法[J].电子与信息学报,2005,27(5):740-744. 被引量:3