期刊文献+

基于依赖图的硬件事务存储技术研究 被引量:1

A Best-Effort Hardware Transactional Memory Based on Dependency Graph
下载PDF
导出
摘要 事务存储技术能够简化并行程序中对共享资源的访问控制,是当前的研究热点之一.目前,多数基于硬件的事务存储系统采用基于冲突检测与处理的并发控制协议,当检测到两事务发生冲突时就中止二者之一.但是对事务间"冲突"更深入的分析表明,某些"冲突"并不一定会导致事务的回退,这种冲突称为"弱冲突".基于依赖图的硬件事务存储技术能够避免弱冲突引发的多余事务回退.模拟实验表明,基于依赖图的事务存储系统与基于冲突处理的事务存储系统相比具有明显的性能优势. In recent years,transactional memory has attracted much attention,which can greatly simplify concurrent accesses to the shared memory.Most hardware-based transactional memory systems employ concurrency control protocols that are based on conflict detection and resolution,in which if two transactions conflict with each other,one of them must be aborted and restarted to ensure the semantics of serializability.Based on the detailed analysis of "conflict",we propose the concept of "weak conflict" to capture the situation in which two conflicting transactions may commit normally without violating the semantics of serializability.Furthermore,this paper proposes hardware transactional memory based on dependency graph,which allows transactions that are weak conflict with each other to commit.More specifically,the dependency graph is a graph which tracks the dependency relationship among active transactions.The existence of dependency circles indicates the violation of serializability.Instead of detecting conflicts,dependency-graph-based hardware transactional memory maintains the dependency graph of the active transactions and detects the dependency circles.If a dependency circle is detected,one of the transactions in the dependency circle should be aborted and restarted to ensure serializability.Simulation results show that dependency-graph-based transactional memory outperforms the transactional memory systems based on conflict detection and resolution.
作者 曾坤 杨学军
出处 《计算机研究与发展》 EI CSCD 北大核心 2012年第1期44-54,共11页 Journal of Computer Research and Development
基金 国家自然科学基金项目(60921062 60873014)
关键词 事务存储 依赖图 强冲突 弱冲突 可序列化性 transactional memory dependency graph strong conflict weak conflict serializability
  • 相关文献

参考文献21

  • 1Herlihy M, Moss J E B. Transactional memory Architectural support for lock-free data structures[J].SIGARCH Computer Architecture News, 1993, 21(2) : 289 300.
  • 2Mcdonald A, Carlstrom B D, Chung J, et al. Transactional memory: The hardware-software interface [J]. IEEE Micro, 2007, 27(1): 67-76.
  • 3Gray J, Reuter A. Transaction Processing: Concepts and Techniques ( The Morgan Kaufmann Series in Data Management Systems )[M]. San Fransisco: Morgan Kaufmann, 1992.
  • 4Larus J R R. Transactional Memory (Synthesis Lectures on Computer Architecture) [M]. San Fransisco: Morgan Claypool Publishers, 2007.
  • 5Aydonat U A T. Committing conflicting transactions in an STM [C] //Proc of the 14th ACM SIGPLAN Symp on Principles and Practice of Parallel Programming. New York: ACM, 2008:163-172.
  • 6Martin M M K, Sorin D J, Beckmann B M, et al. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset [J].SIGARCH Computer Architecture News, 2005, 33(4):92-99.
  • 7Tomi Sasa, Perfumo C, Kulkarni C, et al. EazyHTM.- Eager-lazy hardware transactional memory [C] //Proe of the 42nd Annual IEEE/ACM Int Syrup on Microarchitecture. New York: ACM, 2009:145-155.
  • 8Cao Minh C, Chung J, Kozyrakis C, et al. STAMP: Stanford transactional applications for multi processing [C]// Proc of the IEEE Int Syrup on Workload Characterization. Los Alamitos, [A] IEEE Computer Society, 2008: 35-46.
  • 9Dice D, Sbalev O, Shavit N. Transactional locking II [G] // LNCS 4167, Distributed Computing. Berlin: Springer, 2006: 194-208.
  • 10Felber P, Fetzer C, Riegel T. Dynamic performance tuning of word-based software transactional memory[C] //Proc of the 13th ACM SIGPLAN Symp on Principles and Practice of Parallel Programming. New York: ACM, 2008: 237-246.

二级参考文献27

  • 1Herlihy M, Moss J E B. Transactional memory: Architectural support for lock-free data structures//Proceedings of the Annual Symposium on Computer Architecture. San Diego, USA: IEEE, 1993:289-300
  • 2McDonald A et al. Transactional memory: The hardwaresoftware interface. IEEE Micro, 2007, 27(1): 67-76
  • 3Larus J R R, Ravi, Transactional memory. Synthesis Lectures on Computer Architecture, 2007, 2 : 1-220
  • 4Spear M F et al. Conflict detection and validation strategies for software transactional memory//Proceedings of the 20th International Symposium on Distributed Computing (DISC). Lecture Notes in Computer Science. Stockholm, Sweden: Springer Verlag, 2006
  • 5Marathe V J et al. Lowering the overhead of software transactional memory. University of Rochester: Technical Report 893, 2006
  • 6Jaswanth S et al. RSTM: A relaxed consistency software transactional memory for multicores//Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques. Washington DC, USA, 2007: 428- 435
  • 7Dice D, Shalev O, Shavit N. Transactional locking Ⅱ. Distributed Computing, 2006, 4167: 194-208
  • 8Hammond L et al, Programming with transactional coherence and consistency (TCC)//Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems. Boston, MA, United States, 2004:1-13
  • 9Chi Cao M et al. An effective hybrid transactional memory system with strong isolation guarantees//Proceedings of the 34th Annual International Symposium on Computer Architecture. San Diego, USA, 2007: 69-80
  • 10Mark Moir, K. M. a. D. N. The adaptive transactional memory test platform: A tool for experimenting with transactional code for rock//Proceedings of the 3rd ACM SIGPLAN Workshop on Transactional Computing. Munich, Germany, 2008:362

共引文献5

同被引文献9

引证文献1

二级引证文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部