期刊文献+

Analysis and implementation of an improved recycling folded cascode amplifier

Analysis and implementation of an improved recycling folded cascode amplifier
原文传递
导出
摘要 A generally improved recycling folded cascode(IRFC) is analyzed and implemented.Analysis and comparisons among the IRFC,the original recycling folded cascode(RFC) and the conventional folded cascode (FC) are made,and it is shown that with the flexible structure of IRFC,significant enhancement in transconductance, slew rate and noise can be achieved.Prototype amplifiers were fabricated in 0.13μm technology.Measurement shows that IRFC has 3×enhancement in gain-bandwidth and slew rate over conventional FC,and the enhancement is 1.5x when compared with the RFC. A generally improved recycling folded cascode(IRFC) is analyzed and implemented.Analysis and comparisons among the IRFC,the original recycling folded cascode(RFC) and the conventional folded cascode (FC) are made,and it is shown that with the flexible structure of IRFC,significant enhancement in transconductance, slew rate and noise can be achieved.Prototype amplifiers were fabricated in 0.13μm technology.Measurement shows that IRFC has 3×enhancement in gain-bandwidth and slew rate over conventional FC,and the enhancement is 1.5x when compared with the RFC.
作者 Li Yilei Han Kefeng Yan Na Tan Xi Min Hao 李一雷;韩科峰;闫娜;谈熙;闵昊(ASIC&System State Key Laboratory,Fudan University,Shanghai 201203,China)
出处 《Journal of Semiconductors》 EI CAS CSCD 2012年第2期64-70,共7页 半导体学报(英文版)
基金 supported by Important National Science and Technology Specific Projects of China(No.2009ZX01031-003-002) the National High Technology Research and Development Program of China(No.2009AA011605) the Important National Science & Technology Specific Projects of China(No.2010ZX03001-004)
关键词 CMOS operational amplifiers TRANSCONDUCTANCE noise low-power circuits CMOS operational amplifiers transconductance noise low-power circuits
  • 相关文献

参考文献8

  • 1Elwan H, Tekin A, Pedrotti K. A differential-ramp based 65 dB- linear VGA technique in 65 nm CMOS. IEEE J Solid-State Circuits, 2009, 44(9): 2503.
  • 2Shen J H, Kinget P R. A 0.5-V 8-bit 10-Ms/s pipelined ADC in 90-nm CMOS. IEEE J Solid-State Circuits, 2008, 43(4): 787.
  • 3Ramirez-Angulo J, Carvajal R G, Galan J A, et al. A free bul efficient low-voltage class-AB two-stage operational amplifier IEEE Trans Circuits Syst II, 2006, 53(7): 568.
  • 4Rezaei M, Zhian-Tabasy E, Ashtiani S J. Slew rate enhancemenl method for folded-cascode amplifiers. IEE Electron Lett, 2008 44(21): 1226.
  • 5Assaad R S, Silva-Martinez J. The recycling folded cascode: a general enhancement of the folded cascode amplifier. IEEE J Solid-State Circuits, 2009, 44(9): 2535.
  • 6Lee S G, Choi J K. Current-reuse bleeding mixer. IEE Electron Lett, 2000, 36(8): 696.
  • 7Razavi B. Design of analog integrated circuits. New York: Mc Graw Hill, 2001.
  • 8Sansen W M C. Analog design essentials. Dordrecht: Springer, 2006.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部