期刊文献+

基于FPGA的NoC硬件系统设计 被引量:3

Design of NoC hardware system based on FPGA
下载PDF
导出
摘要 设计了基于FPGA的片上网络系统硬件平台。系统由大容量的FPGA、存储器、高速A/D与D/A、通信接口和一个扩展的ARM9系统组成。完成了集高速数字信号处理、视频编解码和网络传输功能与一体的多核系统设计。针对典型的3×3 2D Mesh结构的NoC系统应用进行了探讨,阐述了NoC系统设计过程中的关键技术,并使用SigXplorer软件对系统的信号完整性解决方案进行了PCB的反射与串扰仿真。 The NoC system hardware platform based on FPGA is designed, which is comprised of high capacity FPGA, memory, high speed A/D and D/A, communication interfaces and extended ARM9 system. Multi-core systems, with high-speed digital signal processing, video encoding and decoding, network transmission function is implemented. By using SigXplorer software to analysis and simulate signal integrity, in the paper we discuss NoC hardware system targeted by 3×3 2D Mesh structure and key technologies while the process of system design.
出处 《电子技术应用》 北大核心 2012年第2期117-119,123,共4页 Application of Electronic Technique
关键词 片上网络 信号完整性 验证平台 片上端接 NoC signal integrity verification platform OCT
  • 相关文献

参考文献5

二级参考文献15

  • 1MURALI S, MICHELI G D. Bandwidth-constrained mapping of cores onto Noc architecture [ C ]//In Proc. DATE, 2004 : 16 - 20.
  • 2MARCON C. Exploring Noc mapping strategies: An Energy and Timing Aware Technique [ C ]//In the Proc. of DATE, 2005:502 - 507.
  • 3LEUNG L, TSUI C. Optimal link scheduling on improving best-effort and guaranteed services performance in Networkon-Chip systems [ C ]//In DAC06 : Proceedings of the 43rd annual Conference on Design Automation,2006:833 -838.
  • 4HU J, MARCULESCU R. Application-Specific Buffer Space allocation for Networks-on-Chip Router Design [ C ]//In the Proc. of ICCAD,2004:354 - 361.
  • 5MURALI S, ATIENZA D, BENINI L, et al. A muhi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip [ C ]//In Proceedings of the 43rd ACM/IEEE Design Automation Conference (DAC' 06), San Francisco, Calif, USA,2006:845-848.
  • 6DUATO J, YALAMANCHILI S, NIL. Interconnection Networks, an Engineering Approach[ M]. IEEE Computer Society Press, 1997.
  • 7HANSSON A. A unified approach to constrained mapping and routing on network-on-chip architectures [ C ]//Proc. ISSS ,2005:75 - 80.
  • 8STERGIOU S. XpipesLite: a Synthesis Oriented Design Library for Networks on Chips[ C]//Proc. DATE,2005 : 1183 - 1193.
  • 9DICK R P, RHODES D L, WOLF W. TGFF: task graphs for free [ C ]. Proc. Int. Workshop on Hardware/Software Co-design, 1998.
  • 10P Guerrier,A Greiner.A Generic Architecture for on-chip packet-switched Interconnections.In Proceedings of Design,Automation and test in Europe,2000:250~255

共引文献4

同被引文献17

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部