期刊文献+

Particle detector readout integrated circuit of 0.18μm technology with 164 e equivalent noise charge 被引量:2

Particle detector readout integrated circuit of 0.18μm technology with 164 e equivalent noise charge
下载PDF
导出
摘要 Integrated circuits of deep submicron(DSM) CMOS technology are advantageous in volume density, power consumption and thermal noise for multichannel particle detection systems,but there are challenges in the front-end circuit design.In this paper,we present a 0.18μm CMOS front-end readout circuit for low noise CdZnTe detectors in tens of pF capacitance.Solutions to the noise and gate leak problems in DSM technologies are discussed in detail.A prototype chip was designed,with a charge sensitive preamplifier,a 4th order semi-Gaussian shaper and several output drivers.Test results show that the chip has an equivalent noise charge of 164 e,without connecting it to a detector,with an integral nonlinearity of<0.21%and differential nonlinearity of<3.75%. Integrated circuits of deep submicron (DSM) CMOS technology are advantageous in volume density, power consumption and thermal noise for multichannel particle detection systems, but there are challenges in the front-end circuit design. In this paper, we present a 0.18 μm CMOS front-end readout circuit for low noise CdZnTe detectors in tens of pF capacitance. Solutions to the noise and gate leak problems in DSM technologies are discussed in detail. A prototype chip was designed, with a charge sensitive preamplifier, a 4th order semi-Gaussian shaper and several output drivers. Test results show that the chip has an equivalent noise charge of 164 e, without connecting it to a detector, with an integral nonlinearity of 〈0.21% and differential nonlinearity of 〈 3.75%.
出处 《Nuclear Science and Techniques》 SCIE CAS CSCD 2011年第6期358-365,共8页 核技术(英文)
基金 supported by the National Natural Science Foundation of China (No.61006021)
关键词 电荷灵敏前置放大器 CMOS技术 粒子探测器 集成电路 热噪声 前端电路设计 DSM技术 读数 Particle detector, Readout circuit, ASIC, Low noise, Deep submicron
  • 相关文献

参考文献15

  • 1Grybos P, Idzik M. Noise optimization of charge amplifier with MOS input transistor working in moderate inversion region. IEEE Nuclear Science Symposium Conference Record, Puerto rico, 2005, 960-964.
  • 2De Geronimo G, O'Connor P. IEEE Trans Nucl Sci, 2005, 52: 3223-3232.
  • 3De Geronimo G, O'Connor P, Anand K, et al. Proc SPIE Int Soe Opt Eng, 2003, 105-118.
  • 4Luciano Musa, "CERN participation to EUDET for TPC electronics".http://cem-edudet.web.cem.ch/cem-eudet/JR A2 / EUDET_Apr07_Musa.pdf.
  • 5O'Connor P, De Geronimo G. Nucl Instrum Meth A, 2002, 480: 713-725.
  • 6Sansen W, Chang Z Y. IEEE Trans. Circuits Syst, 1990, 37: 1375-1382.
  • 7De Geronimo G, O'Connor E IEEE Trans Nucl Sci, 2005, 52: 3223-3232.
  • 8Grybos P, Idzik M. Noise optimization of charge amplifier with MOS input transistor working in moderate inversion region. IEEE Nuclear Science Symposium/Medical Imaging Conference, Fajardo, 2005, 23-29.
  • 9De Geronimo G, O'Connor P, Grosholz J. IEEE Trans Nucl Sci, 2000, 47: 1857-1867.
  • 10Gramegna G, Oconnor P, Rehak Pet aL Nucl Instrum MethA, 1997, 390: 241-250.

同被引文献5

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部