期刊文献+

高速模数转换技术及其发展

The Technology and Development of High-speed Analog-to-digital
下载PDF
导出
摘要 高速模数转换器(ADC)的结构主要包括全并行结构、内插式结构、两步式结构、折叠式结构、时间交织结构等,当然还可以将其中的一种或多种结构结合起来像折叠内插式、并行流水线式等等,但不外乎都是从这几种最基本的转换器上发展起来的。ADC转换速度除了与其选用的结构有关,其采用的工艺对其速度也有很大的影响。 The structure of High-speed analog to digital converter (ADC) mainly includes full parallel structure, interpolation structure, two-step structure, folded structure, time-interleaved strueture and so on. Of course, one can also combine one or more structures like the folding interpolation , parallel pipelined and so on, but nothing more than a few develop from the most basic converter. The conversion rate of ADC not only relate the structure, but also its use of process have a great impact to the speed.
作者 谢莉
出处 《科技视界》 2012年第1期23-24,38,共3页 Science & Technology Vision
基金 湖南省科技计划项,课题编号No.2011GK3172 2010年度湖南人文科技学院校级科学研究项目,课题编号2010QN15
关键词 并行结构 折叠结构 时间交织结构 Parallel structure Folded structure Time-interleaved structure
  • 相关文献

参考文献1

二级参考文献7

  • 1[1]Yao Libin,Michiel Steyaert and Willy Sansen ESAT-MICAS,A 1.8-V 6-bit Flash ADC with Rail-to-Rail Input Range in 0.18μm CMOS[C]//ASIC,2003.Processdings.5th International Conference on Volume 1,21-24 Oct.2003:677-680.
  • 2[2]Choi M and Abidi A.A 6-bit 1.3-Gsanmle/s Flash ADC in 0.35-μm CMOS[J],IEEE J.Solid-State Circuits,Dec.2001(36):1847-1858.
  • 3[3]Uyttenhove Koen and Steyaert Michiel S J.A 1.8-V 6-Bit 1.3-GHz Flash ADC in 0.25-μm CMOS[J].IEEE J.Solid-State Circuits,7 July 2003(38):1115-1122.
  • 4[4]Venes A and de Plassche R J V.An 80-MHz 80-mW 8-b CMOS Folding A/D Converter wity Distributed T/H Preprocessing[C]//IEEE Int.Solid-State Circuits Conf.Dig.Tech.Papers,San Francisco,CA,Feb.1996,pp.241-243.
  • 5[5]Uyttenhove K and Steyaert M.A 6-bit CMOS Very High Acquisition Speed Flash ADC with Digital Error Correction[C]//Proc.IEEE Custom Integrated Circuits Conf.,Orlando,FL,May 2000:120-124.
  • 6[6]Behzad Razavi,Principles of Data Conversion System Design[M].December 1994:272 Hardcover,Edition:1.
  • 7[7]Portmann C L and Meng T HY.Power Efficient Metastability Error Correction in CMOS Flash A/D Converters[J].IEEE Journal of Solid-State Circuits,Aug.1996,32(8):1132-1140.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部