期刊文献+

高耐压LDMOS用的高K薄膜湿法刻蚀研究

Research on Wet Etching of High-K Thin Films Used in the LDMOS Power Devices
下载PDF
导出
摘要 为了对横向双扩散MOSFET(LDMOS)器件所采用的锆钛酸铅(PZT)高介电常数(高K)薄膜进行微图形化,对湿法刻蚀过程中腐蚀液、光刻、刻蚀等工艺进行了优化研究,发现由BOE+HCl+HNO3+H2O+缓冲剂组成的腐蚀液刻蚀效果较好。刻蚀结果表明,所刻蚀薄膜的厚度约为600nm,最小线条宽度约为3μm,侧蚀比减小到1.07∶1,符合功率器件制备的尺度要求,由此所制备的LDMOS器件耐压提高了近2倍。 For the micro-pattern study of high permittivity(high-K) thin films PZT used in high voltage LDMOS power devices,the etching solution,lithography and etching process parameters of the wet etching technique had been optimized.The etching solution composed of BOE+HCl+HNO3+H2O+buffer owned preferably etching effect.The tested result showed that the smallest etched lines of PZT films were about 600 nm thick,3 μm wide,and lateral erosion ratio was reduced to 1.07∶1,which met the requirements of power device fabrication requirements.The breakdown voltage of the LDMOS device with high-K thin films has been increased nearly 2-fold.
出处 《压电与声光》 CSCD 北大核心 2012年第1期114-117,共4页 Piezoelectrics & Acoustooptics
关键词 高K薄膜 锆钛酸铅(PZT)薄膜 湿法刻蚀 LDMOS 刻蚀速率 high-K thin films PZT thin films wet etching LDMOS etching rate
  • 相关文献

参考文献7

  • 1卢振伟,吴现成,徐大印,赵丽丽,张道明,王文海,甄聪棉.高k栅介质的研究进展[J].材料导报(纳米与新材料专辑),2008,22(3):234-238. 被引量:4
  • 2王楠,汪辉.高k栅介质的可靠性问题[J].半导体技术,2009,34(1):6-9. 被引量:3
  • 3CHEN Xingbi. Laterai lxigh-voltage semiconductor de- vices with surface covered by thin film of dielectric ma- terial with high permittivity: US, 6936907 B2 [P]. 2005-08-30.
  • 4郑可炉,褚家如,鲁健,李恒.PZT铁电薄膜湿法刻蚀技术研究[J].压电与声光,2005,27(2):209-212. 被引量:9
  • 5ZHAO Hongjin, LIU Yanxiang. Fabrication and etch- ing processes of silicon-based PZT thin films[J] Proceedings of SPIE,2001,4414(9) :351-354.
  • 6杨艳,刘敬松,张树人,翟亚红.锆钛酸铅薄膜化学刻蚀技术研究[J].压电与声光,2008,30(2):248-250. 被引量:1
  • 7LI Junhong, LI Ping, HUO Weirong, et al. Analysis and fabrication of a LDMOS with high permittivity di- electric[J]. IEEE Lett Electron Device, 2011,32 (9) : 1266-1268.

二级参考文献54

  • 1杨轶,张宁欣,任天令,刘理天.集成铁电器件中的关键工艺研究[J].仪器仪表学报,2003,24(z2):192-193. 被引量:3
  • 2郑可炉,褚家如,鲁健,李恒.PZT铁电薄膜湿法刻蚀技术研究[J].压电与声光,2005,27(2):209-212. 被引量:9
  • 3方华斌,刘景全,徐峥谊,王莉,陈迪,蔡炳初,刘悦.PZT厚膜拾振器微图形化工艺研究[J].微细加工技术,2005(4):48-51. 被引量:6
  • 4LA ROSA G, GUARIN F, RAUCH S, et al. NBTI-channel hot carrier effects in PMOSFETs in advanced CMOS technologies [ C]// The 35^th Annual Proc on Reliability Physics Syrup. Denver, USA, 1997 : 282-286.
  • 5CHEN Y, ZHOU J,TEDJA S, et al. Stress-induced MOSFET mismatch for analog circuits [ C]//2001 IRW Final Report. Lake Tahoe, CA, USA, 2001 : 41-43.
  • 6RAUCH S E. The statistics of NBTI-induced VT and β mismatch shifts in pMOSFETs [J]. IEEE Trans on Device Mater Rel,2002,2(4) :89-93.
  • 7REDDY V,KRISHNAN A T, MARSHALL A,et al. Impact of negative bias temperature instability on digital circuit reliability [ C ] //IEEE 40^th Annual IRPS. Dallas, USA, 2002 : 248-254.
  • 8DENAIS M, HUARD V, PARTHASARATHY C, et al. New methodologies of NBTI characterization eliminating recovery effects [ C ]//Proc of the 34^th European ESSDERC. Crolles, France, 2004 : 265-268.
  • 9DENAIS M, BRAVAIX A, HUARD V, et al. On-the-fly characterization of NBTI in ultra-thin gate-oxide PMOSFETs[ C ]//IEDM. San Francisco, USA, 2004:109-112.
  • 10HUARD V, MONSIEUR F, RIBES G, et al. Evidence for hydrogen-related defects during NBTI stress in p-MOSFETs [C] //Pine on 41^st Annual IRPS.Dallas,USA,2003:178-182.

共引文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部