期刊文献+

SoC事务级建模方法 被引量:2

Modeling of transaction level for SoC
下载PDF
导出
摘要 为了快速地发现SoC性能的瓶颈、实现通信结构的决策,提出一种在事务级采用SystemC构建片上总线SoC模型的方法。该方法利用端口来连接模块和通道,利用通道来实现接口中定义的方法。经仿真验证,时序完全符合AHB标准,运行速度远高于RTL下的同类模型。该方法有助于在设计流程的早期找寻最优化的片上总线通信结构。 In order to find the bottleneck of the SoC' s performance and make a strategic decision for communication architecture, a modeling of transaction level for SoC using SystemC was introduced. The main idea of this method was that the modules were connected to the channels through the ports and the methods in the interfaces were implemented through the channels. The experimental results revealed that the bus model was completely compliant to AHB specification. The rapidity of modeling running under transaction level was higher than that of under register transfer level. This method would help to look for the ideal communication architecture of the chip bus in the early of the design.
出处 《中国集成电路》 2012年第1期42-47,53,共7页 China lntegrated Circuit
关键词 建模 事务级 SYS temC AHB modeling transaction level SystemC AHB
  • 相关文献

参考文献6

  • 1马秦生,魏翠,孙力军,秦鸣,曹阳.嵌入式SoC总线分析与研究[J].中国集成电路,2007,16(3):45-49. 被引量:7
  • 2PASRICHA S, DUTTN, BEN-ROMDHANE.M. Using TLM for exploring bus-based SoC architectures application-specific systems [C]//2005 16th IEEE International Conference. [S.l.]:[s.n.], 2005: 79-85.
  • 3MARANINCHI F, MOY M, CORNET J, et al. IemC/TLM semantics for heterogeneous syslemon-chip validation[C]//2008 International Conference on Cireuits and Systems and TAISA. [S.l.]:[s.n.], 2008:281-284.
  • 4PASRICHA S. Transaction level modeling of SoC using systemC 2.0 [C]//Synopsys User Conference' 02. Bangalore: KluwerAcademic Group Publishers, 2002:11-15.
  • 5Ma Qinsheng,Cao Yang,Yang Jun,Wang Min.Random testing for system-level functional verification of system-on-chip[J].Journal of Systems Engineering and Electronics,2009,20(6):1378-1383. 被引量:4
  • 6ARM Limited. AMBA specification [EB/OL]. [ 2004-07-30]. http://www.arm, com.

二级参考文献17

  • 1Rashinkar P, Paterson P, Singh L. System on a chip verification methodology and techniques. Boston: Kluwer Academic Publishers, 2001.
  • 2Lahbib Y, Missaoui O, Hechkel M, et al. Verification flow optimization using an automatic coverage driven testing policy. Proc. of the International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006: 94-99.
  • 3Luo Kun. Research on system modeling and system verification methodology of digital ASIC. Wuhan University, 2002.
  • 4Frankl P G, Hamlet R G. Evaluating testing methods by delivered reliability. IEEE Trans. on Software Engineering, 1998, 24(8): 586-601.
  • 5Wu Yingpan, Yu Lixin, Lan Lidong, et al. A coveragedriven constraint random-based functional verification method of memory controller. Proc. of the 19th IEEE/ IFIP International Symposium on Rapid System Prototyping, 2008: 99-104.
  • 6Yu Jinshan, Li Tun, Tan Qingping. Scheduling of transactions under resource constraint based on extended preemptive time Petri nets for SoC system-level test-case generation. Proc. of the 2nd International Conference on Systems, 2007: 20-25.
  • 7Liao S Y. Towards a new standard for system-level design. Proc. of the 8th International Workshop on Hardware/software Co-design, 2000: 2-6.
  • 8Maraninchi F, Moy M, Cornet J, et al. SystemC/TLM semantics for heterogeneous system-on-chip validation. Proc. of the International Conference on Circuits and Systems and TAISA, 2008: 281-284.
  • 9Yu Jinshan, Li Tun, Tan Qingping. The use of UML sequence diagram for system-on-chip system level transaction-based functional verification. Proc. of the Intelligent Control and Automation, 2006: 6173-6177.
  • 10Pasasricha S, Dutt N, Ben-romdhane M. Using TLM for exploring bus-based SoC communication architectures. Proc. of the 16th IEEE International Conference on ApplicationSpecific Systems, Architecture Processors, 2005: 79-85.

共引文献9

同被引文献15

  • 1IEEE Std 1666TM-2011, IEEE Standard for Standard SystemC Language Reference Manual [S]. 2011.
  • 2John L Hennessy, David A Patterson. Computer architecture: A quantitative approach [M]. 5th ed. Beijing: China Machine Press, 2012: 72-104.
  • 3John L Hennessy, David A Patterson. Computer organization and design: The hardware/software interface [M]. 4th ed. Beijing: China Machine Press, 2012: 196-228.
  • 4王鹏.基于SystemC的动态可重构SoC系统级建模框架研究[D].成都:电子科技大学,2008:45-76.
  • 5Marisha Rawlins, Ann Gordon-Ross. A cache tuning heuristic for multicore architectures [J]. IEEE Transactions On Com- puters, 2013, 62 (8): 3-5.
  • 6Jinho Suh, Murali Annavaram, Michel Dubois. Macao: A Markov model for reliability evaluations of caches under single bit and multi-bit upsets [C] //IEEE International Symposium on High Performance Computer Architecture, 2012: 237-243.
  • 7Xi E Chen, Tor M Aamodt. Modeling cache contention and throughput of multiprogrammed manycore processors [J]. IEEE Transactions on Computers, 2012, 61 (7): 3-7.
  • 8Hansu Cho, Lochi Yu, Samar Abdi. Automatic generation of transducer models for bus-based MPSoC design [J]. IEEE Transactions on Computers, 2013, 62 (2): 5-8.
  • 9何卫强,杨靓,卢强.基于SystemC的周期精确级DSP处理器建模[J].微电子学与计算机,2013,30(4):107-110. 被引量:5
  • 10谢峥,王腾,雍珊珊,陈旭,苏吉婷,王新安.一种基于UVM面向RISCCPU的可重用功能验证平台[J].北京大学学报(自然科学版),2014,50(2):221-227. 被引量:19

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部